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This diploma work is the second part of a project, which began in Switzerland and was continued in 
Karlskrona, Sweden. 
The subject of the Diploma Work is “Frame capturing and sending in FPGA”. In this part of the project, all 
components are brought together and developed into an MP. The hardware, or a part of it, I already made 
during my semester project in Switzerland. It is the sequel of the work in Switzerland. A first prototype of 
an MP was made by Olivier Gubler. He also did his work in Sweden with Patrik Arlos. 
 
The goal is to explore and to develop the functionalities of a MP and then to implement and test these 
functions. For the work I have several hardware available: 
- CoreMP7 Development Kit made by Actel 
- The Interface I created during my semester project 
- Converter which allows to attach the Interface with the Dev-Board 
 
I will also give a small overview on the programs I used during this project. 
- Libero v8.0 
- CoreConsole v1.3 
- SoftConsole (Eclipse) v1.1 
- Xilinx Webpack v9.2 
- HDLDesigner v2002.b 
- Synplify 
 
Before you read this report, it would be useful, if you have already read the semester project report. There 
you have a good overview about the hardware I used. 
 
2.2 Appendix 
Some articles and parts of the work are given in the appendixes. They can be found at the end of the 
report. A few appendixes are just given on the enclosed CD. In chapter 13 you can see a list of all 
appendixes. 
Frame Capturing and Sending in FPGA  Zahno Silvan 
 
  
25.03.2008  - 6/49 - 
3 Overview 
The goal is to build a type of Hardware, called Measurement Point (MP). Such a device does packet 
capturing. Then the captured data will be filtered, and a time stamp added onto each packet. The new 
packet will be stored into a buffer. After all, this packet will be sending in data packets in a measurement 
frame with defined sizes. 
You also have the possibility to send some requests from a GUI called DPMI which was made in BTH by 
Patrik Arlos. This DPMI will analyze the captured packets and make some graphical approaches. 
I will realize this MP with an FPGA, which can implement a microprocessor as an IP soft-core. Therefore, the 
used programming languages are C/C++ and VHDL. 
 
The Ethernet input connections are: 
- 10/100 Copper Ethernet RJ45 
- Fiber Ethernet 100Base-FX (optional) 
 
Because an MP is a passive device to the Ethernet input, it must be invisible to the Measurement Area 
Network (MArN). To do a serious time stamp, an exact time synchronization is needed. Therefore an RS422 
Interface is added, to synchronize with a master’s clock. 
The captured data will also be sent with a 10/100 Copper Ethernet RJ45. The programming interface of the 
board will be done via JTAG interface for the FPGA and also the Soft ARM7-Core. 
 
It should also be possible to exchange the Interface with a different one, so that the input sources can be 
enlarged again; for example, to implement Giga Ethernet or other transmission mediums. For this project, it 
is sufficient to have a 10/100Base –TX or a FX support. However with a new Interface, it is possible to 














 Fig. 3.1   Bloc diagram of the hardware 
 
As discussed with Mr. Arlos, this MP should contain the following functionalities: 
- Auto configure at boot 
- Capture frames 
- Filter frames 
- Build and send measurement frames 
- Send status messages 
- Accept and act according to control messages 
o Add filter 
o Change filter 
o Remove filter 
o Flush buffers 
- Use UDP/IP for messaging 
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4 Hardware 
 
The Hardware is divided into three main parts: 
- Interface to the MArN 
- Converter between Interface and Controller 
- Controller to generate the captured packets 
 
I will give here just a little overview about the hardware I used during this project. More detailed 
information can be found on the semester project-report. 
 
 Appendix 1 Report Semester project 
 
4.1 Interface 
This part of the hardware submits the captured packages of the MArN-Network to the Controller, without 
changes in the content. The network entrance can be carried out via a 100Base-TX twisted pair, a 10Base-T 
twisted pair or a 100Base-FX fiber (optional). 
This Interface can be used for the following tasks: 
- Active tap :  Both input-lines go directly to the physical Interface (Phy) 
without any influence. 
- Passive tap:  Both Rx-Channels are connected through the high-impedance 
    tap to the Phy. Since we are just listening, we do not need  
    the Tx-Channels 
 
In this project, only the passive tap is in use, because a normal MP is always invisible to the MArN-Network. 
The active tap is to implement functions in the future. 
For example, it would be possible to attach either the twisted pair (TP) or the fiber. There are the following 
possibilities: 
- TPTP:   Both twisted pair inputs are used 
- TPfiber:  One twisted pair and one fiber are used (TP – FX conversion) 
- fiberfiber:  Both fiber inputs are used 
 
In the passive case, it is only possible to attach the twisted pair. It is not possible to listen completely 
passively to the fiber-network. The fiber plug, already do a conversion between the light pulses and the 
electrical Signals. 
- TPTP:   Both twisted pair inputs are used 
 
With Jumpers it is possible to switch the input-line between the RJ45 and the optical fiber input, as well as 
for the switch from the active to the passive tap. This is illustrated in the following picture. 
The schematic is given in the appendix. 
 
 Appendix 2 Schematic Interface 
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 Fig. 4.1   Bloc diagram of the Interface 
 
As you can see in the picture above, the board also provides a CPLD to implement some conversions 
between the interface board and the controller board. These conversions must be done to avoid 







 Fig. 4.2   Interfaceboard 
3*32Pin connector 
Ethernet input 
Connect to MArN 





JTAG interface Jumpers Reset 
Frame Capturing and Sending in FPGA  Zahno Silvan 
 
  
25.03.2008  - 9/49 - 
4.2 Converter 
We need a Converter board so that our Interface board is able to connect to the Controller board. A new 
Controller which can be done in future works, could attached directly to the Interface without using the 
Converter board. However, in my case, I use a prefabricated Dev board as Controller and therefore, I have 
to use the Converter board. 
This converter has on one side a 96-Pin connector for the connection with the Interface and on the other 
side, three 40Pin connectors to attach the Controller. The connectors on the Controller board also offer 
several powerlines, like 5V, 3.3V and GND. Therefore, we do not need the external 5V connector in the 
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4.2.1 Pin assignment on the Controller 
With the help of the Converter board, the signals of the Interface, which belongs together, can be 
consolidated on one or several I/O Banks of the Controller. 
The pin assignment of the different signals are shown in the following table. 
 
Pin from Interface 
Signal description Number of pins Pin of the Header I/O Bank of the Controller 
Header J11 (control) 
RES 1-5 5 [4..8] Bank 0 [3..5]   & Bank 1 [0..1] 
RS422 Interface 4 [11..14] Bank 1 [4..5]   & Bank 2 [0..1] 
Control signals of port B 10 [17..24] Bank 2 [4..6]   & Bank 3 [0..4] 
Control signals of port A 10 [27..34] Bank 3 [7..11] & Bank 4 [0..2] 
MDIO Interface 2 [37..38] Bank 4 [5..6] 
High impedance buffer disable 2 [39..40] Bank 4 [7..8] 
Header J12 (data port B) 
 
Data signals of port B 
 
32 / 4 
 
[1..32] 
Bank 4 [9..23] & 
Bank 5 [0..5]   & 
Bank 6 [0..10] 
Header J13 (data port A & power signals) 
Data signals of port A 32 / 4 [5..36] Bank 7 [0..31] 
5V 1 [38] - 
3.3V 1 [37] - 
GND 1 [39..40] - 
Total Nbr of Pins 129   
 Fig. 4.5   Table pin assignment 
 
For further information, look at the schematic given in the appendixes 
 
 Appendix 3 Schematic Converter 
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4.3 Controller 
The Controller part will receive all the Rx packets. These packets will be filtered and a time stamp will be 
added. After this, the packets will be reorganized and saved in RAM-Modules. To send the filtered packets 
to a computer, an Ethernet connection is used. On the computer, we have a DPMI-Interface, which is 
developed by Arlos Patrik, this interface will analyze the captured packets which were sent by the 
Controller. 
 
The board consists of the following: 
- Wall-mount power supply connector with switch and LED indicator 
- Switches to select from 1.5 V, 2.5 V, and 3.3 V (I/O Bank) voltages on banks 3–4 
- 10-pin, 0.1"-pitch programming connector compatible with Altera connections 
- 50 MHz oscillator and 32kHz oscillator for real-time clock (RTC) calculations 
- Eight LEDs driven by outputs from the device 
- Jumpers allowing disconnection of all external circuitry from the FPGA 
- One monostable pulse generator switch 
- Eight switches providing input to the device 
- Two RS-232 serial interfaces 
- Two 10/100 Ethernet interfaces 
- One Controller Area Network (CAN) 2.0B serial interface 
- One USB 1.1 serial interface 
 
 Appendix 4 CoreMP7 development kit users guide 
 
Remark: A reason why I chose this Dev-Board is, that the FPGA works with a 50MHz oscillator(clock). The 
packets leave the Phy with a speed of 25Mhz, so we have a certain surplus and can work without problems 
on the data in the FPGA. Otherwise, we could have an anti-aliasing effect. 
 
4.3.1 Memory 
One of the major tasks is to store all the data from the captured interface in a memory; to filter, modify and 
send them forward to the DPMI interface. 
On the Dev-Board, SRAM and Flash memory are provided. We have two external memories and two 
internal memories. The external memories are slower than the internal, also the width and the depth are 
more or less fixed. The advantage of the external memories is that they are much bigger. 
 
On the following table you can see an overview about all provided memory from the Dev-Board 
 
Internal Memory 
Type Description Number Total size Address bits Data bits 
SRAM Built-in SRAM 32 block à 4608bit 18kbytes 0 … 16 0 … 576 
Flash Built-in Flash 1 128bytes 6 7 
External memory 
Type Chip description Number Total size Configuration 
SRAM STMicroelectronics 
M29W800DT 
2 2Mbytes 1M x 16 or 512k x 32 
 
Flash GSI Technology 
GS8001BT 
2 2Mbytes 1M x 16 or 512k x 32 
 
 Fig. 4.6   Table memory overview 
 
In this project, the internal SRAM is used as filter storage and buffers for the Capture blocks. The external 
SRAM has to be used as program storage for the Arm. 
One of the advantages of the internal SRAM is, that it is a true Dual-Port Ram and each block can have his 
separate address- and data-lines, therefore, it is possible to work parallel on the different buffers. 
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The evaluation board includes two STMicroelectronics M29W800DT Flash memory chips, totaling 2 MB, 
which can be arranged in either a 1M × 16 or a 512K × 32 configuration. The Flash memory is intended for 
use as executable program storage for the embedded ARM microprocessor. However, it can also be used as 
nonvolatile memory for the storage of system constants and parameters. 
SRAM 
There are also two GSI Technology GS8001BT Synchronous SRAM provided on the board, totaling 2 MB, 
which can be arranged in either a 1M × 16 or a 512K × 32 configuration like the external flash memory. The 
SRAM memory is used for the embedded ARM microprocessor stacks (both hardware and software) and for 
dynamic system data. 
 
Internal SRAM 
In the FPGA we have chosen for this project, it is 144kbits(18kbyte) of RAM in 4,608bit (576bytes) blocks 
provided. Inside the FPGA, these blocks are arranged along the top and bottom of the device to allow a 
better access from the core and the I/O. All these blocks are true dual-port and can be configured in many 
different aspect ratios. The true dual-port functionality allows to read and write independently on two 
ports. Both ports can also have different clock speeds, because these RAMs are used as buffers. It is 
possible to read faster than write, which is a big advantage in this case. With the same RAMs, it is also 
possible to make a two-port RAM which has also two independent working ports. The difference to the 
dual-port is that on one port you can just write and on the other just read. 
 
The maximum space taken in the RAM to store one whole Ethernet packet is 759 lines. The maximum 
length of an Ethernet frame is 1’518 bytes (12’144 bits) and the RAM width is 16 bits, in order to have an 
sufficient gap to write the capture header. 
So it is necessary to have 10 bits to write the length of a frame and 10 bits it is also the minimum number of 
RAM address. With 10 bits, there are 1024 lines in RAM. 
 
In this case, the data length is 16 bits and the address length is 10 bits. This means that each buffer has an 
available space of 2kbytes. 
Because there are 18kbytes of RAM available and 4kbytes are already used from the ARM7 Core, is possible 
to have 7 buffers of 2kbytes space. 
In the following picture, you can see both possible RAM blocks with the input and output signals. 
 
 
   
 Fig. 4.7   RAM block schema 
Two-port Dual-port 
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4.3.2 Arm7 
The CoreMP7 soft IP core is an ARM7 family processor optimized for use in Actel ARM-ready FPGAs and is 
compatible with the ARM7TDMI-S.  
CoreMP7 is supplied with an Advanced Microcontroller Bus Architecture (AMBA) Advanced High-
Performance Bus (AHB) compliant wrapper for inclusion in an AMBA-based processor system. 
The microprocessor has the following features: 
- FPGA Optimized ARM7™ Family Processor 
- 32/16-Bit RISC Architecture (ARMv4T) 
- 16-Bit Thumb Instruction Set 
- 32-Bit Unified Bus Interface 
- 3-Stage Pipeline 
- 32-Bit ALU 
- 32-Bit Memory Addressing Range 
 
Utilization and Performance: 
Core variant Performance (MHz) Tiles RAM Block Utilization (%) 
Core only 28.12 6083 4 (4kbytes) 24.8% 
Core with debug 21.7 7931 4 (4kbytes) 32.3% 
 Fig. 4.8   Table utilization and performance from Arm7 soft core 
 
Unfortunately, there is no Interface between the FPGA logic and the ARM processor (AMBA Bus). The time 
was too small to develop this interface, also a cheap Ethernet interface was required, but the Actel 10/100 
Ethernet core costs 2000$ per project, because of these reasons, the Arm Core was not used as intended. 
The core was implemented and tested, but it is not used for the MP system. The tested subcores are listed 
below. 
- Core MP7 & Core MP7 Bridge 
- GPIO-Interface 
- UART-Interface 
- Interrupt core 
- AHB2APB core 
- AHB SRAM 
 










USB 1.0 Interface 
Actel FPGA 
Connect to Interface-Board 
Power supply / On/Off Switch 
JTag Interface 
Top side: Flash memory 
Bottom side: SRAM memory 
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5 Passive Measurement Infrastructure 
In this section you will find an overview about the passive measurement infrastructure. For a good quality 
analysis of networks, it is necessary to have exact and accurate packet capturing. A passive measurement 
infrastructure allows to capture and filter data from a computer network. After that, it can be analyzed and 
displayed for the user. 
A passive measurement infrastructure consists of 4 components which are connected together: 
- Measurement Area Controller (MArC), this device controls the MP 
- Measurement Point (MP), device which physically listens to channels, captures the wanted 
packets and distributed it. 
- Time Synchronization Device (TSD), which gives the exact time to the MP 
- Consumer receive the sent data by the MP and analyze it and finally displays to the user 
 
The passive measurement infrastructure is further explained in the documentation of Patrik Arlos. 
 
 Appendix 6 Passive measurement infrastructure 
 
All these devices are connected together through several networks. A RS 482 connection is between the 
TSD and the MP. The consumers, the MArC and the MP’s are connected over the MArN network. 


















 Fig. 5.1   Measurement Area 
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5.1 MArC 
The MArC is the central component of the Infrastructure, and provides the user an Interface to the MP. 
In the MArC, the filter can be set and changed, as well as the status of the MP checked. An example of an 




 Fig. 5.2   MArC Interface 
5.2 Consumer 
In the DPMI Interface, there is also a consumer integrated which displays the results of the analysis for the 
user. These are the possible diagrams in the actual DPMI: 
- Packet inter arrival time 
- Link utilization 
- Link utilization over 24h 
- Hosts > 5 pkts/min 
- Hosts < 5 pkts/min 
- Protocol distribution VLAN 
- Protocol distribution network 
- Protocol distribution Transport 
- Protocol distribution application 
- Protocol distribution ICMP 
- Beacon test 
- Paket inter arrival (comparison) 
- Kilroy classical 
- Kilroy Nueco 
- Kilroy 
- OWTT 
- BPS comparison classical 
- Timestamp comparison 
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5.3 MP 
The MP is the device which has to be developed. In this project, it listens to one or several links under test. 
It can be a logical or a physical device, in this case the MP will be a physically device, made in custom 
hardware. 
To the captured data there will be several additional pieces of information’s added. These are listed in 
chapter 6.2 ( see 6.2 RAM-structure). 
In the following picture, you can see a schematic overview of an MP with two capture interfaces. 
- Capture interface:  Each MP has at least one capture interface. It listens to a channel, captures  
    and filters the arriving packets. If a frame arrives which should be stored, it  
    adds also a capture header to each frame. 
- Time synchronization client: This block receives the actual time and forwards it to the CI. It is  
                necessary for the timestamp in the capture header. 
- Sender:   The sender interacts with the MArN and if a full Ethernet packet is filled  
    with captured frames, he adds an measurement header and send the  
    packet through the MArN to the consumer. 
- Controller:  The communication between the CI and the sender is managed by the  
    controller. 
 





Sender MArN Link under 
test 
Controller 
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6 Software 
In this project, there are 2 tasks to implement and test: 
- Implementation of the Interface functionalities in the CPLD. The hardware will be described in 
VHDL 
- Implementation of the Controller functionalities in the FPGA. The hardware will be described in 
VHDL 
 
The following features are integrated in the MP to be developed: 
- 2 Capture Interfaces (CI), which represent the connection to the MArN 
- Time synchronization client (TSC) 
- Filtering possibility for 2 filters 
- Adaptable filter- and capture-length 
- An Ethernet Interface to connect to the MArC 
- Sending of status message every second 
 
6.1 CPLD on Interface-board 
On the Interface is a Xilinx XC95288XL CPLD mounted. There we have enough space to implement the 
Interface functions, which are: 
- Activate the high impedance buffers 
- Pass on the RS422 interface to the Controller 
- Pass the control signals from Phy to the Controller 
- Manage the bidirectional MII interface 
- Generate the 25Mhz clock for the Phy 
 
These functions were implemented with HDL-Designer. In the following section, I will give you a more 
detailed view. In the next picture, you can see the top-level of the CPLD design. I split it up into 7 sub bloc’s 
to separate the different problems. On the picture you can see on the left side of the blocs, the signals 





 Fig. 6.1   Top-level of the CPLD design 
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6.1.1 High-impedance Buffer 
In the high impedance buffer, it is possible to control the input from the Ethernet plugs to the Phy. You can 
either turn it on and let pass on all the packets to the Phy or bloc all signals to the Phy. In this case we do 
not need this functionality. Each buffer is enabled all of the time. 
 
6.1.2 RS422 interface 
Since the Dev-board does not have a RS422 interface for the time synchronization, it was added in the 
interface-board. The CPLD gives the signals directly to the FPGA without any changes made to the signals. 
The interface for the RS422 is done in the FPGA. 
 
6.1.3 Serial management interface 
In the Phy, some control and status register are available. To reach these registers a MII serial management 
interface is used.  
This interface consists of two pins: Management Data Clock (MDC) and Management Data Input/Output 
(MDIO). MDC has a maximum clock rate of 25MHz and no minimum clock rate. In this case I used a clock 
rate of 25MHz. The MDIO line is bi-directional and can be shared with other devices. The MDIO frame 
format for read and write access is shown in the Figure below. 
 
MII Management Serial Protocol 
Operation \ Protocol <idle><start><op code><device addr><reg addr><turnaround><data><idle> 
Read operation <idle><01><10><AAAAA><RRRRR><Z0><xxxx xxxx xxxx xxxx><idle> 
Write operation <idle><01><01><AAAAA><RRRRR><10><xxxx xxxx xxxx xxxx><idle> 
 Fig. 6.2   Table MII Management Serial Protocol 
 
The communication with the Phy will be done in the Dev-Board. In the CPLD the signals will be connected 
together. Since the MDIO signal is bi-directional, it is necessary to build a logic who can detect a read or a 
write access and enables the right buffer. This problem was solved by two tri-state buffers and a finite state 




 Fig. 6.3   Serial management interface 
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 Fig. 6.4   FSM of serial management interface 
 
6.1.4 Phy clock 
To work in the CPLD with the phy-signals, it is indispensable to have a clock with a higher frequency than 
the clock in the phy. He needs a 25MHz clk. On the board is a 50MHz +/-10VPP mounted. The CPLD use this 
clock to create the 25MHz for the phy. 
 
Clock25MHz = Clock50MHz / 2 
 
6.1.5 Reset gen 
This block is necessary to synchronize and invert the nreset signal with the used clock in the CPLD. As 
output we finally get a well synchronized reset signal. 
 
6.1.6 Mac data interface 
One of the problems of the ancient Diploma work was that the sending of the packets from the Interface to 
the Controller Board caused some errors in the CRC-Check. Because of this, some frames were lost. 
To prevent the lost of a package, I tried 2 possibility the first was to reduce the frequency of the data 
between the Interface and the Controller and the second was to reduce the cross talking during 
transmitting over the ribbon cable. 
 
6.1.6.1 Reduce frequency 
The phy has a data-output of 4 signals, which means he gives the data nibble per nibble to the Controller. 




We have chosen to use 32 lines/channel, this gives a maximal frequency of: 
 
Frame Capturing and Sending in FPGA  Zahno Silvan 
 
  
25.03.2008  - 20/49 - 
 
 
For the assignment about a ribbon cable or hard plug, 31.25MHz does not represent a problem. Some of 
the CRC-checks were right after that modification but the problem was not completely solved, there were 
still some problems during transmitting which affected the CRC-check. In the next section you can see my 
implementation to change the number of data signals from 4 to 32. 
 
Three sub-blocks were used to implement this function in the CPLD. 
- Synchronization: All the used signals from the Phy will synchronized by a D-FlipFlop with the  
    rx_clk from the phy. 
- Shift register: In this shift register we take the synchronized nibbles and put it in our 32- 
    bits output signals. If all the signals are filled, we generate an additional  
    word valid signal (en) to indicate that the 32-bits are ready to read. Since   
    a frame doesn’t have to be a multiple of 32bit, there is another signal  
    (byte_valid_nb) to say, which bytes are valid from the sent 32bit data. 
    Finally the signal rx_dv will also be generated to avoid synchronization  
    problems between the two boards, so that we have the guarantee that the  
    rising and falling edge is at exactly the right time. 
- Frame detector: For the Shift register we have to know, when the data should be shifted.  
    This is the case when the start of a frame delimiter is detected (after the  
    preamble and SOF). This bloc generates this impulse if a SOF is detected in  
    the rx-data signals. This signal will also be sent to the Controller, so that  
    we do not have to test it again. 
 
The following figure shows the three blocks with the in- and output signals. 
All error control signals are just going through, so that the Controller can see directly, when an error 
occurred. 
Because there are 2 Capture Interfaces (CI) on the Interface board, the mac data interface bloc is 
implemented twice in the CPLD-Design, once for the RX lines and once for the TX lines. 
 
 
 Fig. 6.5   Mac data interface 
 
Synchronisation 
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6.1.6.2 Reduce cross talking 
In the finally version of the MP, this implementation was used. In a ribbon cable the signals were parallel 
and very close to each other, this affected the signal during transmitting. Therefore there were some 
glitches of the signals. To prevent this, I putted between each signal a ground line, that the signals are 
shielded from each other. Therefore, the number of signals could not be adapted, some signals are used as 
ground between the these lines. 
 
To have a more stable and better synchronized signals, a D-FF and a buffer was inserted on each signal. This 
means on all control and data signals from the Phy. This solution was better and eliminated the wrong CRC-
Checks. All packets arrive properly with a right CRC calculation. In the next figure you can see the 
implemented buffer and D-FF’s. 
 
 
 Fig. 6.6   Mac data interface 
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6.2 FPGA on Dev-board 
MP functions will be implemented in the FPGA. The Interface is connected on the user I/O pins to receive 
the packets and also the timestamp. The implemented MP functions are: 
- RS422 Receiver for time stamping 
- MII Interface to get the status from the Phy 
- Capture Interface to receive and filter the incoming packets 
- Sending the captured frames over Ethernet 
- Sending and receive control/status messages over UDP/IP 
 
First I would like to give you an overview about the different data packets formats which exist in the MP. 
We can separate the packets in measurement frames, control/status frames and intermediate frames. The 
last frame format will be generated by the Mac receiver and transmitter, he will store all the packets into a 
intermediate buffer, then it is possible to take the data any time, in any order and many times. 
 
6.2.1 RAM Structure 
6.2.1.1 Measurement frame 
The measurement frame contains the captured frames (CF) and to each frames an additional capture 
header (CH) is added, to specify some information’s about the MP and a time will also be added as the 
length of the captured frame. In the measurement header (MH) are some additional informations about 
the Measurement frame. The entire packet has finally also an Eth header (EthH). The maximum size of a 
measurement frame is the same as an Ethernet frame and it can contain 0-1500 bytes of data (captured 
header(s), captured frame(s) and measurement header). 
In the following section you can see a measurement frame with all his content and a small description. 
 
EthH MH CH i CF i CH i + 1 CF i + 1 ... CH j CF j 
14 bytes 20 bytes 36 bytes 0-1444 bytes 36 bytes -  36 bytes - 
 
We have not drawn the SFD (Start of Frame Delimiter) and the Preamble, since this is really Ethernet-
specific and of course all processing of this is done by the hard coded Ethernet MAC. We will now focusing 
on the different sections in the packet/frame and explain the details of them. 
 
Ethernet header 
EthH MH CH i CF i CH i + 1 CF i + 1 ... CH j CF j 
 
 
Eth DST Eth SRC Eth type 
6 bytes 6 bytes 2 bytes 
 
Eth DST  Ethernet Destination address of the computer, were the DPMI run. 
Eth SRC  Ethernet Source address from this hardware. 
Eth type The Ethernet type depends on which kind of packet we want to sent. For 
measurement frames which are only Ethernet based, it is 0x0810 (defined by the 
DPMI). For the status frames which are IP based it is 0x0800. 
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Measurement header 
EthH MH CH i CF i CH i + 1 CF i + 1 ... CH j CF j 
 
 
Seqnr Pktnr Flush Version 
8 bytes 8 bytes 12 bytes 4 bytes 
 
 Seqnr  Sequence number, which increments each time a full packet is sent. 
 Pktnr  Packet number, says how many captured packets are in the frame. 
 Flush  Indicates the last packet. 
 Version  Here it is possible to indicate the version number for the file format which is used. 
 
Capture header 
EthH MH CH i CF i CH i + 1 CF i + 1 ... CH j CF j 
 
 
CI-id MAMP-id Time Lenght Caplenght 
8 bytes 8 bytes 12 bytes 4 bytes 4 bytes 
 
 CI-id  Captured interface id, it identifies the CI where the frame was caught. 
 MAMP-id This field identifies the MP, were the frame was caught. 
 Time  The Time field is divided into a 4 bytes value which indicated the time in  
   seconds and an 8 byte value, which indicates the time in picoseconds. 
 Lenght  Indicates the length of the whole frame. 
 Caplenght Indicates which length of the frame is being captured. 
 
It has to be mentioned, that the CI-id and the MAMP-id in this headers are human readable, therefore are 
the different fields quite large. 
 
Capture frame 
EthH MH CH i CF i CH i + 1 CF i + 1 ... CH j CF j 
 
 
Eth DST Eth SCR Eth type Data 
6 bytes 6 bytes 2 bytes 0 - 1430 bytes 
 
In this part is a captured packet stored. The preamble, the SOF and also the CRC will be removed. If we do 
not want a full frame catch, we store just the number of bytes indicated in the caplen of the filter. 
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6.2.1.2 Control and Status frames 
All control and status frames were sending to the DPMI interface over IP/UDP. The status messages will be 
sent from the MP to the DPMI to indicate the current state of the MP. 
The control messages will initialize the MP on the DPMI. It provides several status information’s. There exist 
other control messages, but because the receiving part of the MArN interface is not yet finished, this 
messages are not implemented. In the other control messages can be found several information’s, like flush 
buffers, add- , remove- or change filters. 
In the following pictures all field are explained in detail, the EthH rests the same as in the measurement 
frame. 
 
EthH IP header UDP header Data 
14 bytes 20 bytes 8 bytes 0-1472 bytes 
 
IP header 
The IP header has the IPv4 format. 
 
EthH IP header UDP header Data 
 
 
Version IHL TOS length ID Flags Offset TTL Protokol Checksum IP source IP dest 
4 bit 4 bit 1 byte 2 bytes 2 bytes 3 bit 13 bit 1byte 1 byte 2 bytes 4 bytes 4 bytes 
 
- Version: IP header version, always version 4. 
- IHL: IP header length, length of the header. 
- TOS: Type of service, not used here. 
- Length: Total length of the entire packet. 
- ID: Identification, for reassembling of IP-packets. It is not used here 
- Flags: Flags for the reassembling, not used. 
- TTL: Time to live, always 128. 
- Protocol: Identify the next protocol, in this case udp, value 17. 
- Checksum: Header checksum, it is the once complement of the one’s complement sum of the IP  
  header. It is defined in the RFC 791 standard. 
- IP-source: IP source address, little endian. 
- IP-dest: IP destination address, little endian. 
 
UDP header 
Inside the IP data is a UDP header 
 
EthH IP header UDP header Data 
 
 
Source port Destination Port length Checksum 
2 bytes 2 bytes 2 bytes 2 bytes 
 
- Source port: Source port number, always 0. 
- Destination port: Destination port number, always 1600. 
- Length: Size of the UPD-header and data in octet. 
- Checksum: The checksum is the ones complement of the ones complements sum of the UDP- 
  pseudo header, the UDP header and the data. It is defined in RFC 768 standard. 
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Fields of the UDP checksum 
IP source address 
IP destination address 
IP Protocol UDP length 
UDP source port UDP destination port 
UDP length Data 
Data... 
2 bytes 2 bytes 
Status messages 
Like mentioned above, these messages are send by the MP to the DPMI every second, it indicate the status 
of the MP. The information’s are given in the data section of the frame described above. 
 
Msg_type MAMPid No_filters Matched No_CI CI_msg 
4 bytes 16 bytes 4 bytes 4 bytes 4 bytes 30 bytes 
 
- Msg type: Identification of the message type, for status messages always 2. 
- MAMPid: MP id, always “FPGAMP0”. 
- No filter: Number of active filters in this case max 2. 
- Matched: Number of packets who pass a filter. 
- No CI: Number of active CI, max 2. 
- CI msg: An optional message for the DPMI. In this case, it is always “STATUSMESSAGE”. 
6.2.1.3 Intermediate frame 
Inside the MAC-receiver and -transmitter are dual port buffers integrated, they store the intermediate 
frames. All the received packets from MAC-receiver are stored inside the rx-buffer, also the frames ready to 
sent will be stored with the same frame structure inside the tx-buffer.  
It also adds a frame header (FH) if the packet was received or stored properly or an error header (ErrH) will 
be added, if there was an error during packet receiving. There are two different structures, one if the frame 
is valid and the other if an error is occurred. At the end of a packet structure or an error structure there is 
always an empty header (EH) which represent the frame header or error header of the next packet 
structure. 
 
Valid frame structure 
FH Frame data EH 
The valid frame structure contains a frame header, the frame data and an empty header which represent 
the space for the frame header of the next frame structure. 
 
Error frame structure 
ErrH EH 
In this version of the MP the empty header is not intended to use. But in further version it can be used to 




Header valid 0 0 0 0 0 Frame length 
Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit9 - 0 
 Header valid The header valid bit indicate, when the valid frame is ready to read. 
 Frame length The length of the frame data is stored in these nine bits. It shows the offset to the  
   next header. 
UDP pseudo header 
UDP header + data 
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Filter 
Error header 
Header valid Error name 0 0 Error number 
Bit 15 Bit 14 – 12 Bit 11 Bit 10 Bit9 - 0 
Header valid The header valid bit indicate when the frame is being processed, but an error is  
occurred. 
Error name It exist 4 different types of error, which can be 
“000” : nothing / “001” : CRC error / “010” : Rx error / “100” : buffer is full 
 
Empty header 
0      0      0      0      0      0      0      0      0      0      0      0      0      0     0 
Bit 15 – 0 
The empty header is always at the end of a structre and represent the space for the next frame header. 
Therefore, it is filled with Zeros. 
 
6.2.1.4 Filter data base structure (FDB) 
In this buffer the filterrules are stored. The received filterrules will be converted into this structre, which 
contains 4 entries per Ram line. Each filter has a value and a mask with a size of 16bits so that it is possible 
to read the two buffers at the same time, the buffer must have a databus of 64bits. Each filter has a size of 
84 bytes (42 bytes mask and 42 bytes value), therefore both filter occupied 21 RAM lines. 
The system is build for an easy enlargement. Because the minimal size of an internal RAM is 2kbyte and we 
just use 21 Ram lines in the actual filter, it remains 235 lines in the RAM. Theoretically, if there are two 
filters implemented, the first 512bytes of a PDU could be filtered. 
Ram line structure 
Value filter1 Mask filter1 Value filter2 Mask filter2 
2 bytes 2 bytes 2 bytes 2 bytes 
Value This 2 bytes value shows the desired packet content 
Mask In the mask is defined, which bits should be checked 
 
6.2.1.5 Dataflow 
The data goes through the different blocks, each block adds an additional header to the measurement 
frame. 
The Rx- and Tx-buffers contains the intermediate frames with the FH or ErrH. The Filter bloc adds the CH 
and the CI-demux bloc adds the MH to the frames and store it into the Filterbuffer. 
The control and status messages are generated directly in the sender and will put into the Tx_buffer at the 
right time. 
 
In the next picture you can see an overview, when which header will be added. 
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6.2.2 Top-level 
The top-level of the FPGA design contains the entire logical blocks from the MP. Each bloc will be described 
in detail in the following section. 
The next picture shows an overview about the entire top-level design in the FPGA. It has to be mentioned 
that there were 3 different designs implemented. One with the 32 bit input and the other with a 4 bit input 
in the CI. The explained design is with the 4bit version. 
 
 Fig. 6.8   Bloc diagram of the capture interface, the demux and the filters 
 
The system is build for an easier enlargement of the number of CI and filters in another hardware. In the 
used FPGA, the number of CI is fix defined, because of the Interface board which provides two CI. Also the 
number of filter cannot be greater than two in the actual FPGA, because the numbers of available internal 
RAM’s were limited. To increase the number of CI it is necessary to adapt the Arbiter, the CI-demux and just 
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6.2.3 ResetGen 
Because in the FPGA are four main clocks signals, the reset signal has to be synchronized with each clock, 
and connected to the belonging blocs. It contains some D-FF with different clock inputs. 
In the following table you can see all the signals of this bloc. 
 
Signal Type (direction, type) Description 
Reset input 
Reset In, std_logic Reset signal, connected to the reset button 
Reset for systemclock 
Clock In, std_logic 50Mhz systemclock input 
Clk_reset Out, std_ulogic Clock synchronized reset signal 
Reset for CI1 interface 
Rx_clk_a In, std_logic 25MHz CI1 clock signal 
Rx_clk_a_reset Out, std_ulogic CI1 clock synchronized reset signal 
Reset for CI2 interface 
Rx_clk_b In, std_logic 25MHz CI2 clock signal 
Rx_clk_b_reset Out, std_ulogic CI2 clock synchronized reset signal 
Reset for transmitter 
Tx_clk In, std_logic 25MHz transmitter clock signal 
Tx_clk_reset Out, std_ulogic Transmitter clock synchronized reset signal 
 Fig. 6.9   Table I/O signals resetgen 
 
6.2.4 Capture interface 
The capture interface (CI) receives all packets from MArN, perform a CRC-check and store it into an 
intermediate buffer. After that, the packets will be filtered and the CH will be added with the exact 
timestamp, if the filterbuffer’s are not used by the other CI, he send the packets to the CI-Demux. A capture 
interface can just listen to one channel. 
This block contains a synchronization, a Mac-receiver and a filter. The receiver has a two-port buffer which 
works like an endless queue. When a packet arrives, the Mac receivers store it into the buffer and perform 
the CRC-check.  
As soon as the whole packet is stored, a flag in the frame header will be set, that the filter know, the frame 
is ready and valid. If the filter buffers are also ready to store a new packet, the filter takes the packet, 
performs the filtering and sends it forward to the CI-Demux. 
In the following sections, each block will be described carefully. 
 
6.2.4.1 Synchronization 
The synchronization-block is to avoid synchronization problems with the data, which are coming from 
Interface-board. Like in the CPLD, the signals will synchronized with the receiver clock coming from the 
Interface board. All of the following signals will be synchronized. 
 
Signal Type (direction, type) Description 
Data signals 
Rx_data In, std_logic_vector(3 DOWNTO 0) 4bit data signals  
Control signals 
Rx_dv In, std_logic Data valid signal 
Rx_er In, std_logic Error signal 
 Fig. 6.10 Table Input signals synchronisation 
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6.2.4.2 Receiver 
For the Eth receiver it was possible to take a core that was already made by the school in Switzerland. I 
made some changes to adapt it to my design and hardware, but the system remains the same. The receiver 
takes data from the Interface-board and saves them in a RAM, if the CRC-check was correct. A RAM 
structure is created to recognize what is saved.  See chapter 6.2.1.3 Intermediate frames 
To read the correct data from the RAM, it is necessary to set the signals: base address and address. It gives 
also a start of frame signal to the TSC that he knows, when exactly the frames arrived. 
For additional information’s about the receiver, have a look at appendix 7. 
 
 Appendix 7 SimAP Design report 
 
The changes include the following blocs: 
- The reset synchronization bloc was moved into the resetgen bloc, in the Toplevel, to combine 
all the reset synchronization’s in one bloc 
- Replaced the Xilinx buffer by an Actel dualport buffer 
- Some small changes in the nibble_to_byte (4bit => 8bit) and byte_to_word (8bit => 16bit) bloc 
to avoid synchronization problems 
- Add the save_time signal for an exact timestamping 
 
In the next table shows you the I/O signal of this bloc 
Signal Type (direction, type) Description 
From synchronization 
Rx_data In, std_ulogic_vector(3 DOWNTO 0) 4bit data signals  
Rx_dv In, std_ulogic Data valid signal 
Rx_er In, std_ulogic Error signal 
To/from filter 
Address In, std_ulogic_vector(9 DOWNTO 0) Actual read address of the filter 
Baseaddr In, std_ulogic_vector(9 DOWNTO 0) Boarder address for the write access of the buffer. 
The receiver can write till this address 
Data_out Out, std_ulogic_vector(15 DOWNTO 0) Read data output of the buffer 
Save_time Out, std_ulogic Signal to indicate that a frame is completely stored 
in buffer, and the time can be saved. 
Start_of_frame Out, std_ulogic To know when the a frames is arrived, It will be set 
during the start of frame delimiter (5D) 
 Fig. 6.11 Table I/O signals receiver 
 
A schematic overview about the bloc inside the receiver is given below. 
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6.2.4.3 Filter 
All received packets from the receiver are stored inside the DP-buffer. As soon as a frame is finished, it will 
update the frameheader. When the filterbuffers are not used by the other CI, the filterbloc will read the 
ready frame and give it to the CI-Demux to store it into the filterbuffer. At the same time it will also 
perform the filtering as well as the CH will be added if the frame is properly stored. 
At the beginning we do not know to which filterbuffer(s) the packet belongs, therefore it will be written 
first in both filterbuffers, if the filtering says that is just for one or none filterbuffer, we jump to the 
beginaddress in this buffer and the already written frame-part is erased. 
In the following pictures you can see the table of I/O signals, the schematic and also the statemachine of 
the bloc filter_heart. 
 
In the next table shows you the I/O signal of this bloc 
Signal Type (direction, type) Description 
To/from Receiver 
Baseaddr Out, std_ulogic_vector(9 DOWNTO 0) The receiver can write data till he reach this addr  
Address Out, std_ulogic_vector(9 DOWNTO 0) Actual read addr of the filter 
Data In, std_ulogic_vector(15 DOWNTO 0) Read data-bus from the buffer inside the receiver 
Read_en In, std_ulogic Read enable from the buffer inside the receiver 
Start_of_frame In, std_ulogic SOF signal to know exactly when a packet is arrived 
Save_time In, std_ulogic Signal that say that a packet is safely stored in the 
buffer, the SOF time can be saved 
To/from Arbiter 
Ci_id In, std_ulogic To identify which CI it is 
Req_filter Out, std_ulogic Signal to request a filter and the filterbuffers 
Av_filter In, std_ulogic To accept the filter request 
End_filter In, std_ulogic Indicate the end of the filtering 
Mask1 In, std_ulogic_vector(15 DOWNTO 0) Mask of filter 0 
Value1 In, std_ulogic_vector(15 DOWNTO 0) Value of filter 0 
Mask2 In, std_ulogic_vector(15 DOWNTO 0) Mask of filter 1 
Value2 In, std_ulogic_vector(15 DOWNTO 0) Value of filter 1 
Caplen_filter0 In, std_ulogic_vector(9 DOWNTO 0) Capture length of filter 0 
Caplen_filter1 In, std_ulogic_vector(9 DOWNTO 0) Capture length of filter 1 
To/from CI-Demux 
Data_ready Out, std_ulogic Say when data_out can be read 
Data_out Out, std_ulogic_vector(15 DOWNTO 0) Data output 
Filtermatch Out, std_ulogic_vector(1 DOWNTO 0) Signal to indicate to which filter the packet match 
filtermatch(0) => filter 0 
filtermatch(1) => filter 1 
WriteCH  Out, std_ulogic Indicate the writing of the CH 
End_writeCH Out, std_ulogic Indicate the end of writing the CH 
Not_free_Ram In, std_ulogic Indicate that the filterbuffer is full 
Packet_error Out, std_ulogic Indicate an error. This signal goes also to the 
Arbiter. That he knows that the buffers are not 
used anymore. 
To/from TSC 
Timestamp In, std_ulogic_vector(95 DOWNTO 0) Timestamp 
 Fig. 6.13 Table I/O signals receiver 
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 Fig. 6.14 Block schema of filter 
 
- Header ctrl:  Reads the data and control, if the frame- or error-header is valid. If it is a  
    frameheader, it also reads the length of the packet and gives it to the  
    filter-address reg and heart. 
- Compare filter: This block performs the filtering, he takes the data, put the mask on it and  
    compares with the value. There are two blocks, one for each filter. 
- CH header gen: Generates the values for the CH frame gen bloc. For the timestamping is an  
    array of 31 std_ulogic_vector(64 DOWNTO 0) implemented, who works like  
    an endless queue. If the SOF signal arrive he store the actual time in the  
    temporary signal, after that if the save_time signal arrive I will be finally  
    stored into the array to use in the appropriate CH. The array has 31  
    entrances because there can be max. 31 frames in the receiver buffer. 
- CH frame gen: If the heart indicate to write the CH, he write the whole CH with the values  
    from the CH header gen. 
- Filter addr reg: Because we do not have registers inside the statemachine, for all the  
    addresses the filter addr reg was created. He manages the actual addr and  
    the baseaddr for the read access on the buffer inside the receiver. The  
    heart can perform some actions on the addresses, like increment,  
    decrement, jumpCH, save_begin, save_end, load_begin, load_end. 
- Filter error reg: This registers stores all errors, if the filterbuffer is full, the ram_full_error  
    signal will indicate it. If we have no filtermatch, the no_match signal will be  
    set. In each case, if an error occurred, the packet_error signal will indicate  
    it to the other blocs. 
- Mux data to ram: The filter-heart can select, if the data or the CH_data should go to the ram. 
- Filter heart: In the filter heart is a statemachine, which controls all the other blocs  
    inside the filter. He waits for a valid frame, takes it, perform the filtering  
    and send it to the CI-demux, at the end a CH will be added. Before he writes  
    something into the filterbuffer(s) he asks for permission to the Arbiter. In  
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 Fig. 6.15 Statemachine filter_heart 
 
6.2.5 Conversion filterrules 
This bloc converts the given filterrules into a mask and a value, which will be stored in the FDB. To see the 
ram structure of this buffer, go to chapter 6.2.1.4 Filterdatabase. 
Because the first 42bytes of a packet will be filtered, each filter contains a mask and a value of 42 bytes. 
The mask say which bits should be compared with the value. At the moment all the filters are static and 
cannot be changed during the runtime of the MP. To change a filter, the FPGA has to be reprogrammed. 
 
6.2.6 Arbiter 
In the FPGA are 2 CI implemented which are using the same filters and filterbuffer’s. Therefore it is 
necessary to have a system that choose which CI can be active and have the permission, to write into the 
filterbuffer’s. In this case in the arbiter-bloc is a round-robin algorithm implemented. When just one CI 
request for a filter, the arbiter gives him the permission, but if both CI wants to use the filterbuffer’s he 
choose the active CI with the round robin algorithm. We have an internal register, where is stored which CI 
got the permission before. 
If a CI is active the arbiter reads the filterrules from the FDB and gives the masks and the values of both 
filters to that CI. To see the FDB buffer structure look at chapter 6.2.1.4 Filterdatabase. 
On the figures below you can see the I/O signal table and the statemachine of the arbiter.  
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Signal Type (direction, type) Description 
To/from Filterrule-buffer 
RD In, std_ulogic_vector(15 DOWNTO 0) Databus of the filter database 
REN Out, std_ulogic Read enable signals of the filter database 
RADDR Out, std_ulogic_vector(9 DOWNTO 0) Read addrbus of the filter database 
From Conversion_filter 
Caplen_filter1 In, std_ulogic_vector(9 DOWNTO 0) Capture length input of filter1 
Caplen_filter2 In, std_ulogic_vector(9 DOWNTO 0) Capture length input of filter2 
To/from Capture interface 0 & 1 
Req_filter_ci0 In, std_ulogic With this signal the CI0 can request the filterbuffers 
Av_filter_ci0 Out, std_ulogic To give the write permission for the filterbuffers to CI0 
End_filter_ci0 Out, std_ulogic To indicate the end of the filtering for CI0 
Req_filter_ci1 In, std_ulogic With this signal the CI1 can request the filterbuffers 
Av_filter_ci1 Out, std_ulogic To give the write permission for the filterbuffers to CI1 
End_filter_ci1 Out, std_ulogic To indicate the end of the filtering for CI1 
Mask1 Out, std_ulogic_vector(15 DOWNTO 0) Mask of fiter1 
Mask2 Out, std_ulogic_vector(15 DOWNTO 0) Mask of fiter2 
Value1 Out, std_ulogic_vector(15 DOWNTO 0) Value of fiter1 
Value2 Out, std_ulogic_vector(15 DOWNTO 0) Value of fiter2 
Caplength_filter1 Out, std_ulogic_vector(9 DOWNTO 0) Capture length of filter1 
Caplength_filter2 Out, std_ulogic_vector(9 DOWNTO 0) Capture length of filter2 
Packet_error_ci0 In, std_ulogic Indicate an error during filtering in CI0 
Packet_error_ci1 In, std_ulogic Indicate an error during filtering in CI1 
To/from CI-Demux 
Buffer_ready In, std_ulogic This signal indicate that the filterbuffers are not used 
by any CI. 
Seldata Out, std_ulogic_vector(1 DOWNTO 0) These 2 bit indicate the active CI 




















 Fig. 6.17 Statemachine arbiter 
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6.2.7 CI-demux 
If a CI is active, the data and the CH will be sent to the CI-demux. Which forward it to the appropriate 
filterbuffer(s). After a successful copy in the filterbuffer, he checks, if there is still enough space for another 
frame of a caplength size with the belonging CH. If one or both filterbuffer’s are full, he adds the MH at the 
beginning and sends the flush_buffer signal to the sender. He will take the data and sends a flush_ok back. 
After that the buffer is ready for new packets from the CI. In the next pictures, you can see the I/O table 
and an overview about the sub bloc’s in the CI demux, they will be explained in detail below. 
Because two filterbuffer’s are implemented in the system, the CI-demux has for each filterbuffer a separate 
address register and an error register to store the different addresses and errors 
 
Signal Type (direction, type) Description 
To/from Arbiter 
Buffer_ready Out, std_ulogic This signal will be set if the filterbuffer are not used 
Seldata_arbiter In, std_ulogic_vector(1 DOWNTO 0) Indicate which CI is active bit0 for CI0 and bit 1 for CI1 
Caplen_filter0 In, std_ulogic_vector(9 DOWNTO 0) Capture length of filter0 
Caplen_filter1 In, std_ulogic_vector(9 DOWNTO 0) Capture length of filter1 
From Capture interface 0 
Logger_data_ci0 In, std_ulogic_vector(15 DOWNTO 0) Data from CI0 
Data_ready_ci0 In, std_ulogic Say when the data is ready to read 
writeCH_ci0 In, std_ulogic To write the CH 
endCH_ci0 In, std_ulogic End of writing CH 
Filtermatch_ci0 In, std_ulogic_vector(1 DOWNTO 0) That that CI-demux knows in which buffer the data has 
to be forwarded 
Packet_error_ci0 In, std_ulogic If an error occurred this signal will be set 
From Capture interface 1 
Logger_data_ci1 In, std_ulogic_vector(15 DOWNTO 0) Data from CI1 
Data_ready_ci1 In, std_ulogic Say when the data is ready to read 
writeCH_ci1 In, std_ulogic To write the CH 
endCH_ci1 In, std_ulogic End of writing CH 
Filtermatch_ci1 In, std_ulogic_vector(1 DOWNTO 0) That that CI-demux knows in which buffer the data has 
to be forwarded 
Packet_error_ci1 In, std_ulogic If an error occurred this signal will be set 
To Filterbuffer 0 
WEN_filter0 Out, std_ulogic Write enable of filterbuffer0 
WADDR_filter0 Out, std_ulogic_vector(9 DOWNTO 0) Actual write address of filterbuffer0 
WD_filter0 Out, std_ulogic_vector(15 DOWNTO 0) Data lines of filterbuffer0 
To Filterbuffer 1 
WEN_filter1 Out, std_ulogic Write enable of filterbuffer1 
WADDR_filter1 Out, std_ulogic_vector(9 DOWNTO 0) Actual write address of filterbuffer1 
WD_filter1 Out, std_ulogic_vector(15 DOWNTO 0) Data lines of filterbuffer1 
To/from Output Choice (forward to sender) 
Flush_buffer Out, std_ulogic_vector(1 DOWNTO 0) Indicate which buffers has to be flushed by the sender 
Flush_ok In, std_ulogic_vector(1 DOWNTO 0) Confirmation of buffer-flush 
Not_free_ram Out, std_ulogic Error signal if buffer in sender is full 
End_addr_filter0 Out, std_ulogic_vector(9 DOWNTO 0) End of the data in filterbuffer0 
End_addr_filter1 Out, std_ulogic_vector(9 DOWNTO 0) End of the data in filterbuffer1 
 Fig. 6.18 Table I/O signals ci-demux 
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 Fig. 6.19 Block schema of CI-demux 
 
- Mux CI:  Because there are 2 CI implemented, the Arbiter choose, which one should  
    be active, he set also the seldata_arbiter to forward the right data lines to  
    the buffer. 
- Demux filter: The heart choose with help of the filtermatch signal, in which buffers the  
    data should go, it can be just one or both filterbuffer’s at the same time.  
    With this bloc we choose also which input we want to store. It can be the  
    data from the CI or one of the MH-data. 
- MH headergen filter0 & 1: In this bloc all the values of the MH will be generated. If a new  
     Measurement frame will be created the MH_frame_gen bloc  
     indicate with a signal to increment the sequence-number, and the  
     CI-demux_heart set a signal to indicate to increment the number of  
     packets. 
- MH framegen filter0 & 1: If a filterbuffer is full, the heart set the writeMH signal. This bloc  
     take all the values from the MH headergen bloc and write it in the  
     filterbuffers, after finishing, the end_writeMH signal will be set, so  
     that the heart can go on and flush the buffer. 
- Addr registers filter 0 & 1: Due to not have registers inside the statemachine, for all the  
     addresses, the addr registers were created. It will save the begin-,  
     end- and actual addresses, it is also responsible to check if there is  
     enough space in the filterbuffer for another packet of the caplength  
     size. For each filterbuffer we have one address registers. The heart  
     can perform some actions on the addresses, like increment,  
     decrement, jumpCH, jumpMH, save_begin, save_end, load_begin,  
     load_end, load_MH and en_check_space. 
- Error registers filter 0 & 1: If the filterbuffer is full, it receives the ram_full_error signal from  
     the address register and if the error is enabled by the heart, it will  
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- CI-demux heart: The heart contains a statemachine, which controls all the other bloc’s in the  
    CI-demux, he will fill the filterbuffer’s, add the MH if it is full and send the  
    flush signal to the sender. In the following picture you can see the  


















































 Fig. 6.20 Statemachine CI-demux_heart 
6.2.8 Output-choice 
To have an easier debug possibility in the MP, the Output-choice bloc was created. By pushing the button0 
on the board, the output format can be changed from Ethernetframes to UART. It has to be mentioned, 
that the UART is not that fast as the Ethernet output, therefore the MP will not work on fullspeed, the 
performance will be much lower and some frames can be lost, due to the UART transmission which takes 
more than 800 times longer than the 100Mbps Ethernet. The output-choice button should just pressed in 
case of a restart of the system, it may gives some errors, if the button is pressed during the MP is running. 
In the table below you can see the I/O signal table of this bloc. 
 
 
Signal Type (direction, type) Description 
From Button 
switch In, std_logic To change between UART- and Ethernet-output 
1 => Ethernet (default) 
0 => UART 
To /from CI-demux 
Flush_buffer In, std_ulogic_vector(1 DOWNTO 0) Indicate which buffers should be flushed 
Flush_ok Out, std_ulogic_vector(1 DOWNTO 0) If the flush is done, flush_ok <= flush_buffer 
To Filterbuffer0 
RADDR_filter0 Out, std_ulogic_vector(9 DOWNTO 0) Read address of filterbuffer0 
REN_filter0 Out, std_ulogic Read enable signal of filterbuffer0 
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To Filterbuffer1 
RADDR_filter0 Out, std_ulogic_vector(9 DOWNTO 0) Read address of filterbuffer1 
REN_filter0 Out, std_ulogic Read enable signal of filterbuffer1 
To/from UART transmitter 
Flush_buffer_UART Out, std_ulogic_vector(1 DOWNTO 0) Indicate which buffers should be flushed 
Flush_ok_UART In, std_ulogic_vector(1 DOWNTO 0) If the flush is done, flush_ok <= flush_buffer 
RADDR_filter0_UART In, std_ulogic_vector(9 DOWNTO 0) Read addr of filterbuffer0 from UART transmitter 
REN_filter0_UART In, std_ulogic Read enable of filterbuffer0 from UART transmitter 
RADDR_filter1_UART In, std_ulogic_vector(9 DOWNTO 0) Read addr of filterbuffer1 from UART transmitter 
REN_filter1_UART In, std_ulogic Read enable of filterbuffer1 from UART transmitter 
To/from Sender 
Flush_buffer_sender Out, std_ulogic_vector(1 DOWNTO 0) Indicate which buffers should be flushed 
Flush_ok_sender In, std_ulogic_vector(1 DOWNTO 0) If the flush is done, flush_ok <= flush_buffer 
RADDR_filter0_sender In, std_ulogic_vector(9 DOWNTO 0) Read addr of filterbuffer0 from sender 
REN_filter0_sender In, std_ulogic Read enable of filterbuffer0 from sender 
RADDR_filter1_sender In, std_ulogic_vector(9 DOWNTO 0) Read addr of filterbuffer1 from sender 
REN_filter1_sender In, std_ulogic Read enable of filterbuffer1 from sender 
 Fig. 6.21 Table I/O signals output-choice 
 
6.2.9 Sender 
The sender flushes the filterbuffer’s if the signal flush_buffer is set, all the data from the filterbuffer will be 
copied in the transmitter-buffer as well as the Ethernetheader (EthH) will be added. The EthH is statically 
and cannot be changed during runtime of the MP. After that, the flush_ok signal will be set, to indicate to 
the CI-Demux, that the filterbuffer’s are empty and can used for new packets. In the figures below, you can 
see the I/O signal table and a schematic overview about the different subblocs in the sender. 
The sender has for each accessed filter an address register, for the transmitterbuffer is also an errorregister 
added to store the ramfull error. 
 
Signal Type (direction, type) Description 
From CI-demux 
End_addr_filter0 In, std_ulogic_vector(9 DOWNTO 0) Last used address in the filterbuffer0 
End_addr_filter1 In, std_ulogic_vector(9 DOWNTO 0) Last used address in the filterbuffer1 
Incr_matched In, std_ulogic Increment number of frames who passed a filter 
To/from Phy (Toplevel) 
Tx_error In, std_logic If an error occurred during transmitting the phy will set 
this signal 
Tx_clk In, std_logic 25MHz transmitting clock from the phy 
Tx_reset In, std_logic Reset signal who is synchronized with the tx_clk 
Tx_enable Out, std_logic To enable the phy for transmitting a packet 
Tx_data Out, std_logic_vector(3 DOWNTO 0) Data lines for the phy 
To/from Output choice 
RADDR_filter0 Out, std_ulogic_vector(9 DOWNTO 0) Read address of filterbuffer0 
REN_filter0 Out, std_ulogic Read enable signal of filterbuffer0 
RADDR_filter1 Out, std_ulogic_vector(9 DOWNTO 0) Read address of filterbuffer1 
REN_filter1 Out, std_ulogic Read enable signal of filterbuffer1 
Flush_buffer In, std_ulogic_vector(1 DOWNTO 0) Indicate which buffers should be flushed 
Flush_ok Out, std_ulogic_vector(1 DOWNTO 0) If the flush is done, flush_ok <= flush_buffer 
From Filterbuffer0 
RD_filter0 Out, std_ulogic_vector(15 DOWNTO 0) Data lines of filterbuffer0 
From Filterbuffer1 
RD_filter1 Out, std_ulogic_vector(15 DOWNTO 0) Data lines of filterbuffer1 
 Fig. 6.22 Table I/O signals sender 
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 Fig. 6.23 Block schema of sender 
 
- Addr registers filter0 & 1:  For each filterbuffer an address register, for the read access was  
     created. The transmitter controller can perform the increment or  
     reset of the address registers. 
- Addr registers transmitter: For the Tx-buffer in the transmitter, an address register was created  
     to store the actual-, begin- and end-address of a frame. The  
     transmitter controller can perform some actions on the addresses,  
     like increment, decrement, save_begin, save_end, load_begin,  
     load_end. 
- Error register transmitter: If the Tx-buffer is full, it receives the ram_full_error signal from  
     the address register and if the error is enabled by the controller, it  
     will be stored and sent to the controller. 
- Eth-header gen:  This bloc generate the Ethernet header. The Ethernet destination  
     and source addresses are fixed. The value of the Ethernet type  
     depends on which frame will be sent. For a measurement frame  
     0x0810 and for a status frame 0x0800. 
- Status-message gen: This block generates the UDP/IP headers fields and the data for the  
     statusmessage, each second it will indicate to the controller that he  
     will write the message into the Tx-buffer. The IP and UDP checksum  
     will dynamically calculated, if something changes in the message. 
- Mux data to ram:  The transmitter controller can choose which data should go to the  
     Tx-buffer. It can be the Ethernet data, the filter 1 data, the  
     filter 2 data or the status message data. 
- Transmitter:   Further information see Chapter 6.2.9.1 below. 
- Transmitter controller: Inside the transmitter controller a statemachine is implemented,  
     which controls all the blocks inside the sender. First, the Ethernet  
     header will be written into the Tx-buffer then he will wait for a  
     message to send. This can be either a measurement frame or a  
     status message. In the following picture you can see the  
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 Fig. 6.24 Statemachine transmitter_controller 
 
6.2.9.1 Transmitter 
The transmitterblock is made by the school in Switzerland, like in the receiver, I made just some 
adaptations for my design. For additional information’s about the transmitter, have a look at appendix 7. 
Inside the transmitter is a dualport buffer, which stores all the Ethernet frames to send. To see the 
structure of this buffer, have a look at Chapter 6.2.1 Intermediate frames. 
 
 Appendix 7 SimAP Design report 
 
The changes include the following blocs: 
- The reset synchronization bloc was moved into the resetgen bloc in the top-level to combine all 
the reset synchronization’s in one bloc. 
- Replaced the Xilinx buffer by an Actel dual port buffer. 
 
In the next table shows you the I/O signal of this bloc 
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Signal Type (direction, type) Description 
To/from Phy (Toplevel) 
Tx_error In, std_logic If an error occurred during transmitting the phy will set 
this signal 
Tx_clk In, std_logic 25MHz transmitting clock from the phy 
Tx_reset In, std_logic Reset signal from the phy 
Tx_enable Out, std_logic To enable the phy for transmitting a packet 
Tx_data Out, std_logic_vector(3 DOWNTO 0) Data lines for the phy 
To/from transmitter controller 
End_of_frame Out, std_ulogic Indicate the end of transmitting of a frame 
Not_set_ram Out, std_ulogic If the data should not taken from the buffer but from 
the datalines directly 
Write_ram In, std_ulogic Enable write signal for the transmitter-buffer 
To/from address registers 
Address In, std_ulogic_vector(9 DOWNTO 0) Actual write address of the transmitter-buffer 
Base_addr Out, std_ulogic_vector(9 DOWNTO 0) Address till the transmitter controller can write new 
packets to send 
To/from muxram to data 
Data In, std_ulogic_vector(15 DOWNTO 0) Write data-lines for the transmitter-buffer 
 Fig. 6.25 Table I/O signals transmitter 
 
A schematic overview about the bloc inside the receiver is given below. 
 
 Fig. 6.26 Block schema of transmitter 
 
The sent packets from the transmitter was captured by a PC with the program Wireshark 
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6.2.10 UART 
By pushing the button0 on the Controller-board during restart, the output format will be changed from 
Ethernet to UART. In the UART case, all the data from the filterbuffer, who has to be flushed, will be send 
through the RS232 Interface, no additional data will be added. In the following pictures, you can see a 
schematic overview, about the sub bloc’s inside the UART, the I/O signal table and a flushed filterbuffer 
with a MH, a CH and 1 packets received by a PC, with a serial port terminal. 
 
It has to be mentioned that the UART output is just used as debug output, because the speed is limited to 
115Kbps, during the flush of the filterbuffer’s, some packets will be lost if the traffic on the CI’s is too high.  
 
Signal Type (direction, type) Description 
From CI-demux 
End_addr_filter0 In, std_logic_vector(9 DOWNTO 0) Last used address in the filterbuffer0 
End_addr_filter1 In, std_logic_vector(9 DOWNTO 0) Last used address in the filterbuffer1 
To/from Phy (Toplevel) 
TX1 In, std_logic If an error occurred during transmitting the phy will set 
this signal 
To/from Output choice 
RADDR_filter0 Out, std_ulogic_vector(9 DOWNTO 0) Read address of filterbuffer0 
REN_filter0 Out, std_ulogic Read enable signal of filterbuffer0 
RADDR_filter1 Out, std_ulogic_vector(9 DOWNTO 0) Read address of filterbuffer1 
REN_filter1 Out, std_ulogic Read enable signal of filterbuffer1 
Flush_buffer In, std_ulogic_vector(1 DOWNTO 0) Indicate which buffers should be flushed 
Flush_ok Out, std_ulogic_vector(1 DOWNTO 0) If the flush is done, flush_ok <= flush_buffer 
From Filterbuffer0 
RD_filter0 Out, std_ulogic_vector(15 DOWNTO 0) Data lines of filterbuffer0 
From Filterbuffer1 
RD_filter1 Out, std_ulogic_vector(15 DOWNTO 0) Data lines of filterbuffer1 
 Fig. 6.28 Table I/O signals UART 
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REN_filter0 & 1, flush_ok 
flush_buffer 
50MHz  114.83Khz 
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 Fig. 6.30 Received filterbuffer 
 
- Data synch: Because the UART-sender works with a different clock, all signals  
  which change during transmitting, has to be synchronized with the  
  UART-clock. In this case, there are the address- and data-lines of the  
  filterbuffer’s. 
- UART addr registers: The UART bloc accesses both filterbuffer’s, the addresses are stored  
  in the addr registers. 
- UART clock gen: The UART interface is a serial transmission through RS232, the speed is  
  much lower than the Ethernet. To achieve a baud rate of 115200bps the  
  tx_clock has to be 115.2kHz. The nearest approach to this, with a 50MHz  
  systemclock, is 114.83Khz. The clock is created in this bloc. 
- Mux data to send: Depending which filterbuffer’s has to be flushed, the heart can choose  
  which data lines should be connected to the UART core. 
- UART: This core was taken from a website which provides free IP cores. It is  
  called  www.opencores.org. Because just the transmitting part was  
  needed, the core was adapted, and the receiving part has been deleted. 
- UART heart: The heart controls all the other sub blocks in the UART-sender. If a  
  filterbuffer has to be flushed, the data will be taken and forwarded to  
  the UART core, which sends it over the RS232 interface to a PC to  
  display it. The statemachine of the UART-heart is given in the following  
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 Fig. 6.31 Statemachine UART_heart 
MH CH Data 
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The configuration of the UART is given in the table below. 
UART configuration 
Baud rate 115200bps 
Data bits 8 
Parity type None 
Stop bits 1 
Flow control Off 
 Fig. 6.32 Table UART configuration 
 
6.2.11 TSC 
The Time Synchronization Client provides us the possibility to have a more accurate timestamping. In the 
actual version of the MP, the timestamp is a relative value, by pressing the reset button, the time starts 
from 0 in picoseconds with an accuracy of 20ns. 
A previous diploma work was already made in this topic, it is called Time and frequency synchronization, 
see appendix 8. Unfortunately the hardware that was already made for the timesynchronization was not 
ready to use. Therefore there is no absolute timestamping and not all of the features could be tested. 
In following section you have an explanation how the time synchronization works. 
 
 Appendix 8 Time and frequency synchronization 
 
The device structure for the time synchronization network, is a Master – Slave – Client architecture. The MP 
made in this project, is used as client for the RS422 Network, this is obvious in the following picture. 
 
 
 Fig. 6.33 Time synchronisation network 
 
To have an exact time, 3 Points have to be considered. 
- Prevent the internal clock from drifting 
- Calculate the delay of the time transmission 
- Take the actual time from the GPS antenna (not implemented) 
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Signal Type (direction, type) Description 
To CI 1&2 
timestamp  Out, std_logic_vector(96 DOWNTO 0) Relative time in picoseconds 
To/from Output choice 
PPS In, std_logic The PPS signal is a 1Hz clock from the GPS antenna, 
with this clock you prevent the internal clock from 
drifting 
Delay_in In, std_logic With the delay in and out signal it is possible to 
calculate the delay between Client-Salve or Client-
Master 
Delay_out Out, std_logic See above 
Time In, std_logic This signal should give the MP the actual time but 
unfortunately this could not implemented 
 Fig. 6.34 Table I/O signals TSC 
 
In the following figure you can see a schematic overview about the sub blocks in the TSC. 
 
 
 Fig. 6.35 Block schema of TSC 
 
- Clock drift correction: If a rising edge of the PPS-signal arrives, a counter is started till the  
     next rising edge, to know the number of systemclock pulses for  
     1 sec. 
- Pico counter:  He has a 96bit counter to count the time in picoseconds for the CH.  
     The threshold from the clock_drift_correction-block gives the  
     number of counts, till 1sec is passed. 
- Delay calc:   To calculate the delay, a small statemachine is used. He sends a 1  
     on delay_out and starts a counter, till the 1 appears on the signal  
     delay_in. The counter has than the time of the delay. It has to be  
     divided by 2, to know the one way delay. The statemachine is given  
     below. 
 
Init
Send signal on 
delay_out

















Delay in ps 
Threshold for 1sec 
Update threshold 
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7 Tests 
In this part, the hardware tests I made, are explained in detail. Before the FPGA could be programmed, the 
design has to be verified in the simulations. But because the two boards was from different manufactures, 
one with a CPLD from Xilinx the other with a FPGA from Actel, it was not possible to simulate the behavior 
between the two boards, therefore, I could test just partially in the simulation. There were a lot of 
problems with the synchronization of both boards. After that was solved, the hardware tests could be 
made. 
 
The implementation was tested with a Frame generator program where it is possible to define the content 
of a packet and the time between 2 packets. A constant frame rate could be generated. In the last week we 
also made together with Arlos Patrik, a test run where the custom MP could be compared with a real MP. 
 
The following issues were tested: 
- Receiving: The packets received properly on both CI. At the end also the CRC-check  
  went fine and worked as expected. The receiving works with a 100Mbps  
  and also with the 10Mbps connection. 
- Filtering: The filtering was successful tested. In the actual version it is possible to  
  filter the first 42 bytes of a packet. 
- CH / MH: The capture- and measurement-header will be added with the right  
  values. There is a problem with the bit ordering of some fields, in the CH.  
  It should be easy to solve. 
- Timestamping: The time of the frame is taken when the start of frame signal is detected,  
  that is what we expected. Also here the bit order was not compatible with  
  version 0.6 of the DPMI interface. 
- Statusmessage: The status messages are sending every second with the right content. 
- Switch UART-Eth output: As long as the button is pressed before restart, the switch between the  
  two outputs worked well. But if it is pressed during the MP is running, it  
  may be able to lose some packets. In each case the UART output has not a  
  good performance, some packets will be lost if the traffic is too high. 
8 Actual state 
The MP was developed, but the system is not ready for the market, there are some implementation left, 
like the Control messages, to and from the DPMI interface. But since the last version of Gubler Olivier, 
some improvements could be made. 
 
Interface 
The Interface was programmed and tested in the 32bit and 4bit version. In the last week in Sweden the 
Interface board was damaged (VCC and GND are connected), and could not further used. I implemented a 
demonstration MP with the 2 Ethernetplugs of the Dev-Board. One acts as CI and the other as connection 
to the MArN. 
 
Controller 
Not all of the goals were reached. We made some simplifications, that I could finish the project. One 
problem was, that the Arm Core could not use as indented. The actual version has two CI with two working 
filters. The capture length is adaptable from none to fullframe catch and also the filterlength can be 
changed from 42bytes to 512bytes per filter. The communication with the DPMI Interface worked, but not 
all the control messages could be implemented. The receiving part of these messages like add/remove 
filter, flush buffer are missing. 
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9 Further work 
I would like to make suggestions for the further development of the project: 
- Finish further development of the Interface-board 
o Mount the optical receivers on the Interface 
o Test the Interface 
- Build of a Interface with other Input Sources, like 1000Base-TX 
- Build a proper RS422 transmitter for a real timestamping 
- Build of the Controller Board with an Actel Core MP7 FPGA 
o In this project was a prefabricated board used as Controller, the next step would be to 
make the own board with just the necessary functions. 
- Better use of the ARM Core 
o Interface between ARM and FPGA logic 
o In this Project the ARM Core was not used as intended, in the further development it 
could be used more intensive as now, this could be done by an interface between the 
Arm-core and the FPGA logic. 
- Implement new functions in the Controller 
o Optical capture interface 
o MP with more than 2 capture interfaces 
o Optical  Twisted pair converter 
o Implement Control frames (flush buffer, add/remove filter) 
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10 Conclusion and remarks 
During the semester project and the diploma work, I could see how a prototype is growing from the 
beginning. At first, the conception of the board, choose the right components and testing. After that, I 
could start with the programming of the FPGA and the CPLD. Because the chips on the boards were from 
different manufacturer, Actel and Xilinx, I had to work with the corresponding programs it was really 
interesting to see the advantages and disadvantages of each program. 
 
In the project I improved my acknowledge about VHDL, hardware conception and project management. It 
was a challenging project, a lot of problems occurred during the development of each step. Now at the end, 
I would handle some things in a different way, so I look forward to my next project. 
 
I had to work together with many people, without those, it would not have been possible, to progress so far 
in this project. Thanks to everyone, who was helping me. Your support, ideas and comments were very 
helpful. 
 
Unfortunately, I did not reach all goals of the project, because of the lack of time. In further projects, it 
should be possible to have closer look at those points. 
 
These 5 months opened my horizon and gave me the chance to get in contact with new people, a new 
culture and an interesting country. The BTH school is very international, there work peoples from 
everywhere of the world. I hope that it will always be possible to do such exchanges for students, to show 
them new fields in science and to open their mind for other countries and cultures. To make new 
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11 Glossary 
MP Measurement Point 
FPGA  Field Programmable Gate Array, is a semiconductor device containing programmable 
logic components and programmable interconnects. 
CPLD Complex Programmable Logic Device is a programmable logic device. The building 
block of a CPLD is the macro cell, which contains logic implementing disjunctive 
normal form expressions and more specialized logic operations. 
Dev-Board Development Board from Actel, this is a Board which allows to develop different kind 
of application. In this paper it is also called Controller-board. 
Phy Physical, this IC representing the first layer of the OSI-model. 
MArN Measurement Area Network, network which analyzes and tread the sent 
 Measurement frames. 
MArC Measurement Area Controller, this device controls the MP. 
Eth Ethernet 
CI Captured Interface, a MP can have different CI, each can capture one line, in this 
project there exist 2 CI 
MH  Measurement Header, on each sended packet are a MH added to give the DPMI 
some additional informations 
CH Capture Header, on each captured frame is a CH added, which provide some 
information about the captured frame 
SOF Start Of Frame, a Ethernet packet starts with the preamble (0x5) and after that the 
sof delimiter (0x5D), it indicates the begin of a Ethernet packet. 
TP Twisted Pair, is a form of wiring, this cables are used to connect the MP to the MArN 
VHDL  Very High Speed Integrated Circuit Hardware Description Language, is a 
programming language to describe hardware 
JTAG  Joint Test Action Group, is the usual name used for the IEEE 1149.1 standard entitled 
Standard Test Access Port and Boundary-Scan Architecture for test access ports used 
for testing printed circuit boards using boundary scan 
10BaseT 10Base-T is a form of medium speed Ethernet, providing 10Mbit/s 
100BaseTX 100Base-TX is the predominant form of Fast Ethernet, providing 100 Mbit/s Ethernet. 
It introduces an additional, medium dependent sublayer, which employs MLT-3 as a 
final encoding of the data stream before transmission 
100Base-FX 100Base-FX is a version of Fast Ethernet over optical fiber. It uses two strands of 
multi-mode optical fiber for receive and transmit 
RJ45 Registered Jack (RJ) is a standardized physical interface for connecting 
telecommunications equipment or computer networking equipment. The standard 
designs for these connectors and their wiring are named RJ11, RJ14, RJ45, etc. 
PCB Printed Circuit Boards are used to mechanically support and electrically connect 
electronic components using conductive pathways, or traces, etched from copper 
sheets laminated onto a non-conductive substrate.  
CRC Cyclic Redundancy Check (CRC) is a type of function that takes as input a data stream 
of unlimited length and produces as output a value of a certain fixed size. The term 
CRC is often used to denote either the function or the function's output. A CRC can 
be used in the same way as a checksum to detect accidental alteration of data during 
transmission or storage. 
RTC Real-Time Clock is a computer clock that keeps track of the current time. Although 
the term often refers to the devices in personal computers, servers and embedded 
systems, RTCs are present in most any electronic device which needs to keep 
accurate time. 
UART Universal Asynchronous Receiver/Transmitter, is usually an individual (or part of an) 
integrated circuit used for serial communications over a computer or peripheral 
device serial port. UARTs are now commonly included in microcontrollers. 
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This Semester project should be the first part of my diploma work, which I will continue in Sweden, 
Blekinge. 
The subject of the Diploma Work will be “Frame capturing and sending in FPGA”. In this part of the project, 
I will develop the Hardware, or a part of it, for the work in Sweden. It is the sequel of the Diploma work of 
Oliver Gubler, who also made his work in Sweden. 
 
In fact, in this part, I will develop a more powerful Hardware than I usually need. For my specific diploma 
work, I don’t need Hardware with so many I/O Interfaces, but to extend the project for future students, it’s 
good to have some expansion capabilities in the Hardware. 
In consideration of this reason, my board should contains the following I/O Interfaces: 
- 10/100Base-TX Copper Ethernet RJ45 
- Fiber Ethernet 100Base-FX 
- RS 422 for time synchronization 
- LCD display 
- USB 2.0 Interface 
- SD-Card-Reader 
- JTag Inferface 
- Led’s 
2.2 Appendix 
Some articles and parts of the work are given in appendix. They can be found at the end of the report. The 
appendixes 2-10 are just given on the enclosed CD. 




C Fig. 2.1   Time table diagram of the Project 
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3 Overview 
The goal is to build a hardware, called Measurement Point (MP). Such a device does packet capturing, then 
the captured data will be filtered and a time stamp will be added on each packet. The new packet will be 
buffered. After all, this packet will be sending in data packets in a measurement frame with defined sizes. 
I will realize this MP with a FPGA, which can implement a microprocessor as an IP soft-core or a hard-wired-
core. 
 
The Ethernet input connections are: 
- 10/100 Copper Ethernet RJ45 
- fiber Ethernet 100Base-FX 
 
Because a MP is a passive device to the Ethernet input, it must be invisible to the Measurement Area 
Network (MArN). To do a serious time stamp, an exact time synchronization is needed. Therefore a RS422 
Interface is added to synchronize with a master’s clock.  
The captured data will also be sent with a 10/100 Copper Ethernet RJ45. The programming interface of the 
board will be done via JTAG interface and it is possible to store the program in the FPGA as well as in a 
Smardcard-reader (SD), which is also integrated in the board. Other additional I/O’s for further work are: 
- USB Interface 
- LCD Display 
- Led’s 
- Optional optical input 
 
It should also be possible to exchange the Interface with a different one, so that the input sources can be 
enlarged again, for example, to implement Giga Ethernet, or other Transmission mediums. For this project, 
it is sufficient to have a 10/100Base –TX or a FX support. 
 
The functional specifications were discussed with Mr F.Corthay and O.Gubler. The meeting documents are 
given in the appendix. 
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4 Hardware 
 
The Hardware is divided into three main parts: 
- Interface to the MArN 
- Converter between Interface and Controller 
- Controller to generate the captured packets 
4.1 Problem analysis and solution approaches 
The tasks of the MP to be developed can, be summarized in the following central problems. 
 
Interface: 
- Passive Ethernet tap 
- Active Ethernet tap 
- Sending the Data from plug to the Physical Layer (Phy) 
- Physical Interface for 100Base-TX, 10Base-T and 100BaseFX 








- RAM module 
- Power over Ethernet 
- Synchronization with a masters-clock 
- JTag Interface to store in SD-Card or directly in the FPGA 
- Additional I/O Interfaces 
 
 
These points must be analyzed, so that they can be converted in practicable solutions. 
4.2 Interface 
This part of the hardware submits the captured packages of the MArN-Network to the Controller, without 
changements of the content. The network entrance can be carried out via a 100Base-TX twisted pair, a 
10Base-T twisted pair or a 100Base-FX fiber. 
This Interface can be used for the following tasks: 
- Active tap :  Both input-lines go directly to the physical Interface (Phy) 
without any influence. 
- Passive tap:  Both Rx-Channels are connected through the high-impedance 
    tap to the Phy, because we are just listening, we don’t need  
    the Tx-Channels 
 
In the active case it’s possible to attach either the twisted pair (TP) or the fiber. There are the following 
possibilities: 
- TPßàTP:   Both twisted pair inputs are used 
- TPßàfiber:  One twisted pair and one fiber are used (TP – FX conversion) 
- fiberßàfiber:  Both fiber inputs are used 
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In the passive case it’s only possible to attach the twisted pair. It is not possible to listen complete passively 
to the fiber-network. 
- TPßàTP:   Both twisted pair inputs are used 
 
With Jumpers it is possible to switch the input-line between the RJ45 and the optical fiber input, as well as 
for the switch from the active to the passive tap. 
 
The routage of the conducting paths was realized by a specialist of the school. The construction of the 
printed circuit board (PCB) couldn’t be realized at school because the board owns 4 different layers. 
Therefore, the production of the PCB was passed on to an external manufacturer by a quantity of 1. 
Unfortunately, at the end of the semesterproject, the board wasn’t completed, therefore it was impossible 
to mount the components on the board and to test it. 
 
 
Plug RJ45 Plug RJ45Plug Fiber Plug Fiber
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Jumper
Tx Rx              Tx Rx
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C Fig. 4.1   Bloc diagram of the Interface 
 
 
Remark: We have moved the RS422 Interface for the synchronization with the master’s clock of the 
Controller board to the Interface, so that we have the possibility to attach a controller without a RS422-
Interface. Because the time for the completion of the Controller is not sufficient, an Actel Development-
Board without a RS422 Interface is used as Controller (C see 4.3 Controller). 
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4.2.1 Active Ethernet tap 
The active Ethernet tap gives us the possibility to use the MP also as converter between the TP and the 
optical fiber. This is also very useful to “turn off" the MP and to connect the 2 MArN lines with each other. 
Through this, no cables have to be changed. The Rx and Tx lines go directly to the Phy without going 
through the high-impedance buffer. Of course, we can also put TPßàTP or fiberßàfiber together. 
For this feature, we have to send the packets to the CPLD by the Phy and mix up RxßàTx there. After, the 





C Fig. 4.2   Active tap bloc diagram of the Interface 
 
4.2.2 Passive Ethernet tap 
To capture the data traffic on an Ethernet connection, the signals must be tapped off by the lines. Not to 
influence the line and the connection to the next device, the tap has to be carried out with high-
impedance. So the impedance of the line is not changed fundamentally. A high-impedance buffer is added 
between the RJ45 plug and the Phy (C see Fig. 4.3 High impedance Buffer). 
This problem was already solved in an earlier diploma work and will serve us as a template. (C Decoding of 
100Base-TX signals). 
They have used a Voltage follower, so that the seen impedance from the MArN-Network is very high and 
therefore, we won’t disturb it. In reality, we still have some capacitive disturbances from the lines and from 
the operation amplifier (OP)-input (≈2pF), in addition, the OP has an input resistor of 100kΩ and a resistor 
to set an operating point. 
The lines to the OP have no DC-offset of 1.65V ( ), the decoupling will be done by a capacitor, therefore, a 
resistor of 10kΩ adds a DC-offset of 2.05V to the line. These resistors should, however, influence the line 
only insignificantly opposite the capacities. 
The OP, which is used for the DC-offset, is internally already connected with resistors, with which 
reinforcements of 1, 2, -1 can be caused. We only use them as buffer with reinforcements of 1. Since the 
amplifiers as RGB drivers are conceived, they can deliver sufficient current and reject a frequency range of 
over 200MHz. Moreover, they can be activated or deactivated with an additional line(TXEN) (C see Fig. 4.4 
Offset circuit). 
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C Fig. 4.3   High-impedance-bloc 
 
C Appendix 2 Datasheet OPA3692ID (only on CD) 
 
 
C Fig. 4.4   Offset circuit 
 
Because the MP only listens to the Ethernet, it knows no difference between the Rx and the Tx line. To be 
able to select the line to be measured, the physical interface must be able to capture both lines at the same 
time or change between the two lines. 
If we judge both solutions, it is obvious, that a 2-port Phy is the best choice. Because the MP has 2 
independent passive Ethernet taps disposes, both lines can be captured when required. Fortunately, there 
already exist some good Phys on the market, like the National Semiconductor DP83849ID Transceiver, 
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C Fig. 4.5   Passive tap bloc diagram of the Interface 
 
Because the fiber-plugs do already transform the light pulses into electrical signals, we cannot listen 
passively to the fiber-network. The lines between the connector and the Phy have their own impedance 
network: The signals first go through an entrance impedance, match the network near the plug and after, 
through an output impedance and match the network near the Phy. The transmission lines between the 2 
networks have an impedance of 50Ω. 
The passive tap of the fiber-network doesn’t work, because the 2 fiber-plugs are connected through 2 
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4.2.3 Sending the Data from the plug to the Phy 
Between the RJ45 and the fiber-plugs, the packets are still available in an analogous form. It can cause 
some disturbances or reflections on the line, therefore, we have to add a termination circuit, which 
includes an entrance- and output-resistances-circuit and in addition, the lines can have a line impedance of 




In the following figure, you can see the required resistors. We also need two RJ45 plugs with a 1:1 
transformer to achieve a DC-decoupling. RJ45 plugs, with integrated magnetic, are available at school and 
fit perfectly to this application. 
In addition, it still has to be mentioned that these RJ45 plugs have some short-circuited pin’s (4, 5, 7, 8) and 
are directly connected to the mass. 
 
              
C Fig. 4.7   Termination circuit for RJ45 and construction of the RJ45-plug 
 
C Appendix 3 Datasheet MagJack 0801-1X1T-03 (only on CD) 
 
Ethernet fiber-plug 
For the fiber connection we must have a termination circuit. That means, entrance-, output-resistors and a 








C Fig. 4.8   Termination circuit for fiber-plug 
 
Because the fiber plug is designed for future diploma works, we will neither order nor put together these 
plugs at the board. 
 
C Appendix 4 Datasheet Agilent AFBR-5903Z (only on CD) 
 
Calculation of the 50Ω line-impedance: 
The Calculation of the impedance of the line can be done via the program ZTool (C see CD). 
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C Fig. 4.9   ZTool to calculate the line impedance 
 
National Semiconductor offers a scheme of a Development board that exactly is adapted to the Phy. On this 
scheme, neither the fiber-network nor the TP-network has a line impedance of 50Ω. Because this board is 
done by specialists, we decided to take it as a template and we didn’t adapt the line with 50Ω. However, we 
had to place the Phy as close as possible to the plugs, to minimize the reflections on the lines between the 
plug and the Phy. 
 
C Appendix 5 DP83849 Dual Phyter Demo II Stump Jumper scheme (only on CD) 
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4.2.4 Physical Interface 
The decoding of the physical layer of the 100Base-TX and also of the 100Base-FX signals are very complex. 
With a 100Base-TX hardware the raw bits go through a 4B5B binary encoding to generate a series of 0 and 
1 bits, clocked at 125 MHz; the 4B5B encoding provides DC equalization and spectrum shaping. Just as in 
the 100Base-FX case, the bits are then transferred to the physical medium attachment layer, using NRZ 
encoding. However, the 100Base-TX introduces an additional, medium dependent sublayer, which employs 
MLT-3 as a final encoding of the data stream before transmission. 
 
But as already mentioned above, there exist IC’s, which offer these functionalities. The chosen 2-Port Phy is 
the National Semiconductor DP84839ID. It offers a Dual Port 10/100Mbit/s Ethernet Layer Transceiver with 
FX support. One of the reasons why I chose this Phy, is, that mostly the packing unit is up to 400 pieces per 
order. But by National Semiconductor, there is the possibility to order samples in a quantity of 1-5 pieces. I 
would like to thank to National Semiconductor for giving me 4 examples of this Phy for free to use in this 
project. 
This is more than sufficient for this work. 
 
 
C Fig. 4.10 Application of the Phy 
 
C Appendix 6 Datasheet National Semiconductor DP83849ID (only on CD) 
4.2.4.1 Strap options 
The Phy uses many of the functional pins as strap options. The values of these pins are sampled during 
reset and used to strap the device into specific modes of operation. 
A 2.2kΩ resistor should be used to pull-down or pull-up to change the default strap option. 
All strap options can also be set through a register access. 
In the following part I will give you an overview of the possible options: 
- Mode options: With the 4 pins (FX_EN, AN_EN, AN1 and AN0) we choose the mode of our 
Phy for port 1 and 2. 
 - FX_EN à fiber enable 
 - AN_EN à Auto-Negotiation enable 
 - AN1/AN0 à Control the forced or advertised operating mode 
The default is 0111 since FX_EN pin has an internal pull-down and the Auto-Negotiation 
pins have internal pull-ups. 
To choose the different options, jumpers are added to these pins to force 0 or 1. 
So we have 3 configuration possibilities (see in following table). 
CPLD 
Frame Capturing and Sending in FPGA  Zahno Silvan 
 
 
13.01.2008  - 14/27 - 
 
 
C Fig. 4.11 Table of mode options 
 
 
- MAC Interface mode: With the 2 pins (MII_MODE and SNI_MODE) we determines the  
  operating mode of the MAC Data Interface 
  - MII_MODE à disable MMI mode 
  - SNI_MODE à enable SNI mode 




C Fig. 4.12 Table of MAC Interface options 
 
 
- LED configuration: With the 2 pins (CRS_DV and CRS) several functions can be multiplexed  
  onto the three LED’s using three different modes of operation. In our case  
  we don’t need the LED_SPEED 
The default mode is “mode1” the LED_CFG[1] register is only controllable through the register 
access and cannot be set by a strap pin. 
 
 
C Fig. 4.13 Table of Led mode select 
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4.2.5 Sending of the packets to the Controller 
One of the problems of the ancient Diploma work was, that the sending of the packets from the Interface 
to the Controller Board caused some errors in the CRC-Check. Because of this, some frames were lost. 
To prevent the lost of a package, we have to reduce the speed of the data between the Interface and the 
Controller. 








For the assignment about a ribbon cable or hard plug, 31.25MHz does not represent a problem. 
 
Therefore, we add a complex programmable logic device (CPLD), which has the following tasks: 
- Enlarges the number of data lines 
- Adapts the control signals 
- Realizes the transformation TPßàfiber 
- Disables the high-impedance buffer 
- Transmits the RS422 master’s clock to the Controller 
4.2.5.1 Choice of the CPLD 
The choice of the CPLD is carried out with the required pin. In the following table, all needed I/O are listed 
with the number of pin required: 
 
Pin from Interface 
Description Number of pins Direction 
Rx-Data lines 
(Port A and B) 
8 Input 
Tx-Data lines 
(Port A and B) 
8 Input 
Control-signals 18 I/O 
RS422 Interface 4 I/O 
High-impedance buffer disable 2 Output 
Pin to Controller 
Description Number of pins Direction 
Rx-Data lines 64 Output 
Control-signals 18 I/O 
RS422 Interface 4 I/O 
High-impedance buffer disable 2 Input 
Reserve 5 I/O 
Total Nbr of Pins 129  
C Fig. 4.14 CPLD-Pin table 
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With this table it is obvious that we need a CPLD with 129 pin supported. We considered to use the Xilinx 
XC9500XL family. This CPLD was already used often and it is a low energy device with up to 5V I/O 
capabilities. The numbers of the available user I/O can be selected between 34 – 196 Pin’s. In this case we 
took the CPLD with 168 User pin in a PQ208 package. 
 
C Appendix 7 Datasheet Xilinx XC95288XL (only on CD) 
4.2.6 RS422 Interface 
The RS422 Interface is needed for exact time synchronization with a master’s clock and for the time stamp, 
which we add in each captured packet. This problem has already been solved in an earlier diploma work (C 
Time and frequency synchronization). The MP made in this project, is used as client for the RS422 Network, 
this is obvious in the following picture. 
 
The slave calculates the delay from master to slave (tMS) and add this to the time, which was sent by the 
master. The client will now calculate the delay from slave to itself (tSC) and adds this to the time, that was 
sent by the slave too. After this process, the result has the exact time and can be used further for the time 
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C Fig. 4.16 Bloc diagram of the RS422 Interface 
 
4.2.7 Connector 
The decision, which connector we take, depends on the number of required pins. In our case, it is better to 
install a hard Plug and not to work with a ribbon cable. One of the advantages is, that the disturbances will 
be minimized. At the completion of all parts (Interface and Controller), the components should be 
connected fix through the connector without using a Converter-board. 
We decided to take a 96 pin (3*32) male-female connector. 
 
Which signals are connected to the Connector is obvious in the following table 
 
Pin from Interface 
Description Number of pins Direction 
Rx-Data lines 
(Port A and B) 
64 Input 
Control-signals 18 I/O 
RS422 Interface 4 I/O 
High-impedance buffer disable 2 Output 
Power signals 3 Input 
Reserved 5 - 
Total Nbr of Pins 96  
C Fig. 4.17 CPLD-Pin table 
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4.3 Controller 
The Controller part will receive all the Rx packets. These packets will be filtered and a time stamp will be 
added. After this, the packets will be reorganized and saved in RAM-Modules. To send the filtered packets 
to a Computer, a Ethernet connection is used. On the Computer we have a DPMI-Interface which is 
developed by Arloos Patrik, this interface will analyse the captured packets who was sended by the 
Controller. This board contains the additional I/O interfaces for the further diploma works. 
 
Unfortunately, the Controller can’t be realized in this semester project, because time is restricted and not 
sufficient. 
It is inevitable, to take an already prefabricated development board, which is used as Controller. 
 
The development board should contain the following features: 
- Connector to the Interface 
- RJ45-Ethernet plug 
- Power supply (also for the interface) 
- RAM-modules 
- FPGA which can implement a IP soft-core or hard-wired-core 
- Other additional Interfaces 
4.3.1 Choice of the FPGA 
First of all, it is necessary to choose the FPGA to use in the Controller. The features that can be 
implemented are a microprocessor, such as an IP soft-core or a hard-wired-core. It should also support 
enough I/O’s for all the interface signals. In addition, the same FPGA should also be available as low power 
FPGA and as one time programmable (OTP). The following table shows the chosen possibilities: 
 
Items Integrated Prozessor FPGA Licence Code / Example Avail. DevBoard DevTools 






 - 32-bit MicroBlaze™  
   soft processor 
   It use 800-2600 LUTs 
 No 
 - Spartan 3  
  XC3S1000-4FG456C $60 
 - Spartan 3E  
  XC3S100E-4CP132C $30 SoftCore needs EDK 
 - There exist  
    some example 
 - Microblaze  
   codes are    
   availabe 
Yes 
 - Spartan-3A Starter Kit 
   (HW-SPAR3A-SK-UNI-G) $199 
 - Spartan-3E 1600E MicroBlaze  
    Development Kit (DO-SP3E1600E-DK- 
    UNI-G) $599 
 - ISE™ Foundation  
   DS-ISE-FND  
   $2500 
 - The Embedded  
   Dev Kit (EDK)  
 - Real View Dev  
    Kit $2000 Xilinx Virtex 
Embedded PowerPC 
405 (PPC405) core 
Virtex-4 FX 
FX not available 
HardCore Free 
SoftCore needs EDK No 
PowerPC & Microblaze Starter Kit 
DO-ML403-EDK-ISE-USB-EC $895 
The Virtex™-II Proy 
HardCore Free 




 - MP7 soft core, impl. 
   ARM7TDMI-S.  
   Available for all M7  
   devices for free No 
 - M7 ProASIC3  
   $30<$150 
 - M7 Fusion  
 - M7 IGLOO Free for M7 devices 
 - 1 example 
    # Core MP7 - WebServer 
 - SoftCore codes are  
   available for free Yes 
The CoreMP7-1000 are available on May 
COREMP7-1000-DEV-KIT-FP3 $600 
with Programmer FP3 ($100). 
# Fusion Starter Kit 
# ProASIC3 Starter Kit 
# ProASIC3E Starter Kit 
 
 - Design Software 
    Libero® DIE Free 
 - CoreConsole for    
    configuration 
 - SoftConsole free 
C Fig. 4.18 FPGA choice table 
 
In this Project, I decided to take the Actel MP7 FPGA. In this FPGA we have the possibility to implement one 
(or more) ARM7TDMI-S microprocessor as IP soft-core. The ARM7 Core is the most widely used 
architecture in 32-Bit microprocessors. We chose the Actel Development board with a MP7A3P1000 FPGA 
chip. With this chip, we have sufficient user I/O’s for our Interface board. 
 
 
C Fig. 4.19 MP7 FPGA-Core 
 
C Appendix 8 Datasheet ProASIC3E Flash Family (only on CD) 
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The board consists of the following: 
- Wall-mount power supply connector with switch and LED indicator 
- Switches to select from 1.5 V, 2.5 V, and 3.3 V (I/O Bank) voltages on banks 3–4 
- 10-pin, 0.1"-pitch programming connector compatible with Altera connections 
- 48 MHz oscillator and 32kHz oscillator for real-time clock (RTC) calculations 
- Eight LEDs driven by outputs from the device 
- Jumpers allowing disconnection of all external circuitry from the FPGA 
- One monostable pulse generator switch 
- Eight switches providing input to the device 
- Two RS-232 serial interfaces 
- Two 10/100 ethernet interfaces 
- One Controller Area Network (CAN) 2.0B serial interface 
- One USB 1.1 serial interface 
 
C Appendix 9 CoreMP7 development kit users guide (only on CD) 
 
CoreMP7 is a soft IP-core implementation of the popular ARM7TDMI-S microprocessor. The CoreMP7 
microprocessor has the following features: 
- 32-bit ARM instruction set for maximum performance and flexibility 
- 16-bit Thumb instruction set for increase code density 
- Inified bus interface 
- 3-stage pipeline 
- 32-bit ALU 
- Fully static operation 
 
C Appendix 10 Datasheet CoreMP7 (only on CD) 
 
Remark: A reason why I chose this Dev-Board is, that the FPGA works with a 50MHz oszillator. The packets 
leave the Phy with a speed of 25Mhz, so we have a certain surplus and can work without problems on the 














USB 1.0 Interface 
Actel FPGA 
Connect to Interface-Board 
Power supply / On/Off Switch 
JTag Interface 
Frame Capturing and Sending in FPGA  Zahno Silvan 
 
 
13.01.2008  - 20/27 - 
4.3.2 Design flow 
In the following picture you can see the Design flow of a program, the individual evolutionary steps can be 
subdivided into 3 groups: 
- Design creation/verification 
In this step, the VHDL code will be generated (HDL-Editor) and simulated (ModelSim). The 
VHDL code of the MP7-Core will also be generated out of the SmartGen Core Generator. 
After this, the synthesis will be made with PALACE. 
- Design implementation 
In this step, the code will be compiled and to conclude, the program files will be generated. 
- Programming software 




C Fig. 4.21 Schema of the design flow 
 
In the last week of the project, I began to program the dev-board with a tutorial project, which was given 
with the development kit. I tried to implement the ARM7TDMI-S IP soft-core in the FPGA. During the step 
“place & route”, I had a compile error which I couldn’t eliminate until the end of the semesterproject. 
 
Error: CMP073 power found on external GND pin NET: ‘GND’ 
 
I have contacted Actel, to inform about this error in the tutorial project. Unfortunately, my request was not 
solved till now. 
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4.4 Converter-board 
We need a Converter-board so that our Interface-board is able to connect to the Controller-board.  
This converter has on one side a 96Pin connector for the connection with the Interface and on the other 
side three 40Pin connectors to attach the Controller. The connectors on the Controller-board also offer 
several powerlines, like 5V, 3.3V and GND, therefore, we don’t need the external 5V connector in the 













C Fig. 4.22 Blocdiagramm of Converter-board 
 
4.4.1 Pin assignment on the Controller 
With the help of the Converter-board, the signals of the Interface, which belong together, can be 
summarized on one or several I/O Banks of the Controller. Later, the different signals can simply be 
accessed and mistakes are avoided. 
 
The pin assignment of the different signals are shown in the following table 
 
Pin from Interface 
Signal description Number of pins Pin of the Header I/O Bank of the Controller 
Header J11 (control) 
RES 1-5 5 [4..8] Bank 0 [3..5]   & Bank 1 [0..1] 
RS422 Interface 4 [11..14] Bank 1 [4..5]   & Bank 2 [0..1] 
Control signals of port B 8 [17..24] Bank 2 [4..6]   & Bank 3 [0..4] 
Control signals of port A 8 [27..34] Bank 3 [7..11] & Bank 4 [0..2] 
MDIO Interface 2 [37..38] Bank 4 [5..6] 
High impedance buffer disable 2 [39..40] Bank 4 [7..8] 
Header J12 (data port B) 
Data signals of port B 32 
 
[1..32] 
Bank 4 [9..23] & 
Bank 5 [0..5]   & 
Bank 6 [0..10] 
Header J13 (data port A & power signals) 
Data signals of port A 32 [5..36] Bank 7 [0..31] 
5V 1 [38] - 
3.3V 1 [37] - 
GND 1 [39..40] - 
Total Nbr of Pins 129   
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5 Construction of the hardware 
5.1 Interface PCB 
The construction of the Interface PCB cannot be realized at school, because the board owns 4 different 
layers. Therefore, the production of the PCB was passed on to an extern manufacturer. 
Because the routage of the schema will be very complicated, it will be done by Steve Gallay of the 
electronic section. The final electrical scheme and PCB layout are given in the Appendix 10. I also want to 
thank Steve, for his time spent on this project. 
 
C Appendix 11 Electrical and PCB layout of the Interface board 
5.2 Converter PCB 
The Converter board contains 2 layers. The routage was done by me, because the different lines were, with 
some exceptions, directly connected to the Controller. Therefore it was relatively simple to realize the PCB 
layout. The final electrical scheme and PCB layout are given in the Appendix 11. 
 
C Appendix 12 Electrical and PCB layout of the Converter board 
5.3 List of order for Project Frame Capturing and sending in FPGA 
In the following table, you can see a complete list of all components I ordered. It includes all components 
for the Interface-board, the Converter-board and the Development-board. The total costs of my project 
were 1150SFr. One of the reason, why this amount is so high, is, that we had not the time to build the 










         No Distrelec         
2 644127 VX3MH-5000 Oszillator 50Mhz 50PPM SFr. 7.00 SFr. 14.00 
Distrelec 
www.distrelec.ch 
1 640916 XC 95288-20PQ208C  Xilinx CPLD XC9500XL SFr. 84.00 SFr. 84.00 
1 121776 154963  3 x 32  Female 3X32Pin Connector SFr. 7.10 SFr. 7.10 
6 110831 NFE31PT222Z1E9L Filter SFr. 1.72 SFr. 10.32 
2 513096 3801-40 Ribbon cabel 40-Pol SFr. 10.11 SFr. 20.22 
10 121674 0918 540 6813  Female Plug 2*20Pol SFr. 4.52 SFr. 45.20 
       
  
Total Distrelec SFr. 180.84 
          SFr. 180.84   
         No Farnell         







2 1106047 TPS54316PWP Texas Instument Buck-Boost SFr. 10.10 SFr. 20.20 
2 1188060 MAX811LEUS+T Maxim Dallas  Manual Reset SFr. 4.60 SFr. 9.20 
2 9487956 DS26LS32ACN 
National Semiconductor  
RS422 quad Receiver SFr. 2.50 SFr. 5.00 
2 9724516 MAX483ECPA+ 
Maxim Dallas  
RS422 single transmitter SFr. 6.70 SFr. 13.40 
       
  
Total Farnell SFr. 71.65 
          SFr. 252.49   
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         MSC         
1  -  CORE-MP7_1000-DEV-KIT 
Developement Kit Actel 
+ Flashpro3 Programmer $600.00 $600.00 
MSC Suisse SA 




1  -  M7A3P1000-FG484 Actel FPGA 1M gates $85.00 $85.00 
       
  
Total MSC $685.00 
          SFr. 1'013   
         National Semiconductors         
1  -  DP83849CVS 
Dual-Port Ethernet 
Transceiver SFr. 0.00 SFr. 0.00 
www.national.com 
Sample order 
       
  
Total National Semiconductor SFr. 0.00 
          SFr. 1'013   










     
 
Various inductances 
   16 
 
Jumpers  
   1 
 
JTAG Connector 
   1 
 
3*32Pin Male Connector 
   1 
 
RJ45 Connector    without magnetics 
  2 
 
MagJack 0810-1X1T-03 RJ45 with magnetics 
  3 
 
SMD-LED 
   1 
 
5V-Power Plug 
   3 
 
2X20Pin Connector 
   1 
 
Reset-Button 
          Total school SFr. 0.00   
   
Total price SFr. 1'013.24 
 C Fig. 5.1   List of order 
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6 Actual state 
Interface 
The Interface electrical scheme and also the routage is done. Within the last weeks of school, the PCB 
scheme was submitted to the external manufacturer. Until the end of the project, the board couldn’t be 




The Converter was completed on time and the components were put together. Because the Interface 
couldn’t be finished completely, we could test this board only conditionally. 
 
Controller 
The Development board was ordered. The enclosed programmes were installed properly. The 
development-kit include a tutorial project, I have tried to implement this project on the dev-board. But we 
had an error while place & route. I would have needed a bit more time to eliminate this error. 
Nevertheless, I could still read some documentation and get an overview of how the board works. 
 
7 Further work 
I would like to make suggestions for the further development of the project: 
- Finish and test the Interface-board 
o Mount the components on the Interface 
o Test the Interface 
- Build of a Interface with other Input Sources, like 1000Base-TX 
- Build of the Controller Board with an Actel Core MP7 FPGA 
o See points I listed on 4.1 Problem analysis and solution approches 
- Implement the CPLD-functions 
o Split the 4 Data-signals per port to 32 Data-signals per port 
o Adapt the control signals 
o Create the 25Mhz for the Phy 
o Transmit the RS422 Signals 
o Transmit or control the high-impedance buffer disable 
- Understanding how the Development board works 
o Implement the tutorial 
- Programming of the Development board 
o Implement the controller functions 
o Implement the time synchronization for the time stamp 
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8 Conclusion and remarks 
One interest of this project was to realize a work, which should be a simplified diploma work, a kind of a 
small introduction. Because this project took also place in cooperation with Patrik Arloos, it should be 
possible for him to read this report. This was also one of the reasons, why I wrote this report in English.  
 
I also improved my knowledge in project management and project planning. In advance, I wrote a time 
schedule, which I tried to follow, as much as possible. It was also necessary to correct it. I had to work 
together with many people, without those, it would not have been possible to progress so far in this 
project. 
I would like to thank everyone, who tried to help me in this project. Your support, ideas and comments 
were very helpful. Special thanks go to: 
- Corthay Francois, supervisor of this project 
- Gubler Olivier, for giving me his Diploma work as a help 
- Steve Gallay, for designing the PCB of the Interface and all the library components I needed 
- Sartoretti Pascal, for helping me with the Pcad and to order all the needed components 
- Pignat Marc, for helping me to drawn the electrical scheme 
- Biner Hans-Peter, for giving me useful tips for the high impedance buffer and high frequency 
transmissions 
- All of my student colleagues 
 
This project was very challenging for me. I learned a lot in electrical engineering and how to build a PCB. An 
important point is also to choose the right components. The first weeks were just gathering of the required 
information and looking what I had to do, after that, I could really start working seriously on the project. 
During this semester I could work in many different topics: Hardware, Software 
 
Unfortunately, I didn’t succeed in finishing the whole project, because of the lack of time. I still must 
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9 Glossary 
MP Measurement Point 
FPGA  Field Programmable Gate Array, is a semiconductor device containing programmable 
logic components and programmable interconnects. 
Phy Physical, this IC representing the first layer of the OSI-model 
MArN Measurement Area Network 
Eth Ethernet 
TP Twisted Pair, is a form of wiring, this cables are used to connect the MP to the MArN 
VHDL  Very High Speed Integrated Circuit Hardware Description Language, is a 
programming language to describe hardware 
JTAG  Joint Test Action Group, is the usual name used for the IEEE 1149.1 standard entitled 
Standard Test Access Port and Boundary-Scan Architecture for test access ports used 
for testing printed circuit boards using boundary scan 
SD Memory Card  Secure Digital Memory Card, is a digital storage medium, which is based on the 
princip of the flash technologie 
10BaseT 10Base-T is a form of medium speed Ethernet, providing 10Mbit/s 
100BaseTX 100Base-TX is the predominant form of Fast Ethernet, providing 100 Mbit/s Ethernet. 
It introduces an additional, medium dependent sublayer, which employs MLT-3 as a 
final encoding of the data stream before transmission 
100Base-FX 100Base-FX is a version of Fast Ethernet over optical fiber. It uses two strands of 
multi-mode optical fiber for receive and transmit 
4B5B 4B5B is a form of data communications line code. It works by mapping groups of four 
bits onto groups of 5 bits 
MLT3 MLT-3 encoding is a line code (a signaling method used in a telecommunication 
system for transmission purposes) that uses three voltage levels. An MLT-3 interface 
emits less electromagnetic interference and requires less bandwidth than most other 
binary or ternary interfaces that operate at the same data rate 
OTP One Time Programmable are devices which have a memory which can be 
programmed just ones. 
OP An Operational amplifier, usually referred to as an op for brevity, is a DC-coupled 
high-gain electronic voltage amplifier with differential inputs and, usually, a single 
output. 
RJ45 Registered Jack (RJ) is a standardized physical interface for connecting 
telecommunications equipment or computer networking equipment. The standard 
designs for these connectors and their wiring are named RJ11, RJ14, RJ45, etc. 
PCB Printed Circuit Boards are used to mechanically support and electrically connect 
electronic components using conductive pathways, or traces, etched from copper 
sheets laminated onto a non-conductive substrate.  
NRZ-encoding Non-Return-to-Zero (NRZ) line code is a binary code in which can represent just two 
conditions, “0” and “1” 
CPLD Complex Programmable Logic Device is a programmable logic device. The building 
block of a CPLD is the macro cell, which contains logic implementing disjunctive 
normal form expressions and more specialized logic operations. 
CRC Cyclic Redundancy Check (CRC) is a type of function that takes as input a data stream 
of unlimited length and produces as output a value of a certain fixed size. The term 
CRC is often used to denote either the function or the function's output. A CRC can 
be used in the same way as a checksum to detect accidental alteration of data during 
transmission or storage. 
RTC Real-Time Clock is a computer clock that keeps track of the current time. Although 
the term often refers to the devices in personal computers, servers and embedded 
systems, RTCs are present in most any electronic device which needs to keep 
accurate time. 
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Appendix 1: Meeting Document 
Appendix 2: Datasheet OPA3692ID 
Appendix 3: Datasheet MagJack 0801-1X1T-03 
Appendix 4: Datasheet Agilent AFBR-5903Z 
Appendix 5: DP83849 Dual Phyter Demo II Stump Jumper scheme 
Appendix 6: Datasheet National Semiconductor DP83849ID 
Appendix 7: Datasheet Xilinx XC95288XL 
Appendix 8: Datasheet ProASIC3E Flash Family 
Appendix 9: CoreMP7 Development Kit Users Guide 
Appendix 10: Datasheet CoreMP7 
Appendix 11: Electrical and PCB scheme of the Interface board 
Appendix 12: Electrical and PCB scheme of the Converter board 
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Appendix 6: Passive measurement infrastructure 
 
 
A Distributed Passive Measurement
Infrastructure
Patrik Arlos, Markus Fiedler, and Arne A. Nilsson
Blekinge Institute of Technology, School of Engineering,
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Abstract. In this paper we describe a distributed passive measurement
infrastructure. Its goals are to reduce the cost and configuration effort per
measurement. The infrastructure is scalable with regards to link speeds
and measurement locations. A prototype is currently deployed at our
university and a demo is online at http://inga.its.bth.se/projects/dpmi.
The infrastructure differentiates between measurements and the analysis
of measurements, this way the actual measurement equipment can focus
on the practical issues of packet measurements. By using a modular
approach the infrastructure can handle many different capturing devices.
The infrastructure can also deal with the security and privacy aspects
that might arise during measurements.
1 Introduction
Having access to relevant and up-to-date measurement data is a key issue for
network analysis in order to allow for efficient Internet performance monitoring,
evaluation and management. New applications keep appearing; user and proto-
col behaviour keep evolving; traffic mixes and characteristics are continuously
changing, which implies that traffic traces may have a short span of relevance
and new traces have to be collected quite regularly.
In order to give a holistic view of what is going on in the network, passive
measurements have to be carried out at different places simultaneously. On this
background, this paper proposes a passive measurement infrastructure, consist-
ing of coordinated measurement points, arranged in measurement areas.
This structure allows for a efficient use of passive monitoring equipment in
order to supply researchers and network managers with up-to-date and relevant
data. The infrastructure is generic with regards to the capturing equipment,
ranging from simple PCAP-based devices to high-end DAG cards and dedicated
ASICs, in order to promote a large-scale deployment of measurement points.
The infrastructure, which currently is under deployment at our university,
was designed with the following requirements in mind:
1. Cost. Access to measurement equipment should be shared among users, pri-
marily for two reasons: First, as measurements get longer (for instance for
detecting long-range dependent behaviour) a single measurement can tie
2up a resource for days (possibly weeks). Second, high quality measurement
equipment is expensive and should hence have a high rate of utilization.
2. Ease of use. The setup and control of measurements should be easy from the
user’s point of view. As the complexity of measurements grows, we should
hide this complexity from the users as far as possible.
3. Modularity. The system should be modular, this to allow independent devel-
opment of separate modules. With separate modules handling security, pri-
vacy and scalability (w.r.t. different link speeds as well as locations). Since
we cannot predict all possible uses of the system, the system should be
flexible to support different measurements as well as different measurement
equipment.
4. Safety and Security. Measurement data should be distributed in a safe and
secure manner, i.e. loss of measurement data should be avoided and access
to the data restricted.
To solve these requirements we came up with an infrastructure consisting of
three main components,Measurement Point (MP), Consumer andMeasurement
Area (MAr). The task of the MP is to do packet capturing, packet filtering, and
distribute measurement data. The approach to the second design requirement
was to use a system with a web interface. Through this interface users can add
and remove their desired measurements. The MAr then handles the communica-
tion with the MPs. The cost for implementing this architecture is not very high,
compared to a normal measurement setup you need two additional computers
and an Ethernet switch of suitable speed, and this basic setup can grow as the
requirements change.
There are several other monitoring and capturing systems available, here we
describe only a few.
CoralReef [1] is a set of software components for passive network monitoring,
it is available for many network technologies and computer architectures. The
major difference between CoralReef and our infrastructure is that CoralReef
does not separate the packet capturing and analysis as we do. Furthermore, the
CoralReef trace format does not include location information as our does.
IPMON [2] is a general purpose measurement system for IP networks. IP-
MON is implemented and deployed by Sprint. IPMON separates capturing from
analysis, similar to our infrastructure. On the other hand, the IPMONs store
traces locally and transfer them over a dedicated link to a common data repos-
itory. The repository is then accessed by analyzers.
Gigascope [3] uses a similar approach as IPMON, by storing captured data
locally at the capturer. This data is then copied, either in real time or during
off-peak hour, to a data warehouse for analysis. It uses GSQL as an interface to
access the data.
The IETF has (at least) two work groups that are relevant for this work;
Packet Sampling (PSAMP) [4] and IP Flow Information Export (IPFIX) [5].
PSAMP works on defining a standard set of capabilities for network elements to
sample subsets of packets by statistical and other methods. Recently an Internet
draft was published [6], which describes a system at a higher level than our in-
3frastructure, but they are very similar and our system could benefit by adjusting
somewhat to the PSAMP notation. The IPFIX group is interesting since they
deal with how to export measurement data from A to B, thus it is interesting
with regards to consumers.
In Section 2 we will discuss the components and how they interact. This
is followed by Section 3 where we describe how the system handles rules and
filters. In Section 4 we discuss privacy and security related to the infrastructure.
In Section 5 we describe two cases where the system has been deployed. In
Section 6 we describe some of the ongoing and future work. And in Section 7 we
conclude the paper.
2 Components
The three main components in the infrastructure will be described in the follow-
ing subsections.
2.1 Measurement Point
In Figure 1 the components of a schematic MP are shown. This is the device
that does the actual packet capturing. It is managed from a Measurement Area
Controller (MArC) and transfers the captured data to consumers attached to
the Measurement Area Network (MArN). The MP can either be a logical or a
physical device. A logical MP is simply a program running on a host, whereas a
physical MP could either use a dedicated computer or custom hardware in order

















Fig. 1. Schematic overview of a MP.
A MP can tap one or more links; each link is tapped via a wiretap. For
full-duplex Ethernets, a wiretap has two outputs, one for each direction. These
are connected to separate capture interfaces (CI). A receiver listens to a CI and
filters the packets according to the filter rules stated by the MArC. If the CI
4hasn’t timestamped the packet the receiver will do so. The packets are then
delivered to the sender, which is responsible for sending the captured packets
to the appropriate consumers. Such a measurement frame can contain several
packets, where the number of packets is controlled by the maximum transfer
unit (MTU) of the MArN. Each MP also has a controller that is responsible
for the configuration of the MP and the communication with the MArC. A
time synchronization client (TSC) is used to keep all the MPs with in a MAr
synchronized, which can be done using a dedicated device or a simple NTP
server.
The filter rules used by the receiver specify, in addition to packet properties,
a consumer and the amount of the packet to be captured (currently the upper
limit is 96 bytes). For each frame that passes the filter, the MP attaches a cap-
ture header (Figure 2). In this header, we store a CI identifier, a MP identifier,
a timestamp when the packet was captured (supporting an accuracy of picosec-
onds), the packet length, and the number of bytes that actually were captured.
The filters are supplied to the MP from the MArC, and they will be discussed
in Section 3. Once a packet matches a filter, it is stored in a buffer pending
transmission. Once the buffer contents reaches a certain threshold the buffer is
transmitted using Ethernet multicast. This way, it is simple to distribute frames
to several consumers in one transmission. The duplication of data is done by the
MArN. This approach will also reduce the probability of overloading the MArN,
and hence preventing loss of measurement frames as far as possible. However, in
order to detect frame loss each measurement frame is equipped with a sequence
number that is checked by the consumer upon reception. If a measurement frame
is lost it is up to the consumer to handle this particular loss and notify the
MArC. Given this information the MArC can take actions to prevent future
losses. Actions can be to alter filters as well as requesting additional switching
resources inbetween the MPs and the Consumers. The current implementation






Fig. 2. Capture Header.
The capture header enables us to exactly pinpoint by which MP and on what
link the frame was captured, which is vital information when trying to obtain
spatial information about the network’s behaviour. This also enables us to use
several MPs to measure a single link, which is interesting when the measurement
5task of a link speed becomes too great for a single MP to handle. This would
require a device that is capable of distributing the packets such that the wiretap
feeds different MPs in a round robin approach.
2.2 Measurement Area
In Figure 3 an example of a MAr is shown. The MAr provides a common point of
control for one or more MPs. It uses a dedicated network in between MPs and the
MAr subsystems for reasons of performance and security. A MAr consists of the
following subsystems: a MArC, a time synchronization device (TSD), a MArN
and at least one consumer and one MP. The MArC is the central subsystem
in a MA. It supplies the users with a GUI for setting up and controlling their
measurements. It also manages the MPs by supplying filters and by keeping
track of their status. The TSD supplies all the MPs in the MA with a common
time and synchronization signal. It can utilize the existing Ethernet structure to

















Fig. 3. Simple overview of a MA with three MPs, four consumers, one MArC and a
time synchronization unit.
The capacity of the MArN should be such that it can handle the peak rate
of the measured traffic. Assume that a MP monitors a 10Base-T link, with a
frame rate of 800 fps where each frame is 1500 bytes long (≈ 9.6 Mbps). From
each frame we collect 96 bytes, add a capture header of 36 bytes and store the
data in a measurement frame, see Figure 4. Given a MArN MTU of 1500, a
measurement frame can contain 1480 bytes of measurement data, consisting of
capture headers and frames, the remaining 20 bytes are used by a measurement
header (MH). In the current example we can store 11 frames in each measurement
frame (11 ∗ (36 + 96) = 1452 ≤ 1480 bytes), causing the MP to send only
800/11 ≈ 72 fps into the MArN, see Figure 5. If the monitored link would have a
6frame rate of 14000 fps, each frame would only be 85 bytes long (≈ 9.6 Mbps), the
measurement frame would contain 12 frames (12∗(36+85) = 1452 ≤ 1480 bytes),
yielding a frame rate of 14000/12 ≈ 1167 fps. However, if the MArN MTU was
9000, the measurement frame could contain 74 frames, yielding a frame rate of
189 fps.
CH CH Frame j+nFrame j+1 CH Frame j+2 ...MH
MTU MArN
36 0-1500
Fig. 4. Measurement frame encapsulation.




Fig. 5. After capturing N frames one measurement frame is sent from the MP.
A consumer that attaches to the MArN should not request more data than the
link that it is attached to can handle. For instance a consumer C1 is the recipient
of two measurement streams, S1 and S2, each generating 1272 measurement
frames per second. As long as the total frame rate of S1 and S2 is less or equal
to the capacity offered by link and switch there should be no problems, but if the
consumer desires to get full frames it might run into problems quite fast, since the
MP adds a capture header to each captured frame potentially generating more
traffic than it captures. The current implementation addresses this problem by
having a maximum capture size of 96 bytes. The MArC also provides the user
with an estimation of the frame rate on the links that the MPs are monitoring,
giving the user an indication of the amount of traffic that his consumer might
receive.
The example in Figure 3 contains a consumer network (CN). It is placed on
a separate switch to minimize processing required by the MArN, thus enabling
additional consumers to be easily connected to the MArN, for instance new
probes, analyzers etc. to be evaluated in parallel. If the number of consumers is
low, the MArN switch might handle them directly, and no CN switch is necessary.
This would be the normal setup, see Figure 6. In Figure 7 a minimal MAr is



















Fig. 7. Minimal MAr
2.3 Consumer
A consumer is a user-controlled device that accepts packets according to the
format specified by the system. A consumer should filter the content of the
measurement frame that it receives, since the MP merges multiple user requests
some filters will capture packets that match several requests. Such a joint filter
might not perfectly match the desired frame description; this is discussed in the
following section.
83 Filters and Rules
A user supplies rules to the MArC. These rules describe what data the user
desires to collect, where the data should be collected, when the data should be
collected and where to send the data. The MArC uses this information to create
filters that the MPs understand. The filters that the MP uses are a combination
of all the user supplied rules, combined in such a manner that all requests are met
in a best effort style. The MArC keeps track of the MPs and their capabilities,
thus it knows how many filters a MP can handle before it runs into performance
problems. The MArC also monitors the performance of the MArN and reject
user rules that could cause performance problems within the MArN. If a MP is
to obtain a filter list that would push it into a region of potential performance
problems, the MArC will alter the filters in order to minimize the number of
filters. By doing this the load on the MP is kept at a reasonable level, but this
approach requires the consumers to do some filtering of their own. Hence, it is
up to the user to supply the desired Consumer with a filter. The filters within a
MP are arranged in such a manner that no packet is reported twice by the MP.
Let’s give a simple example, we have one MP and two consumers C1 and C2.
Initially we have two rules (using BPF syntax):
R1 {tcp host A.a} which sends its data to C1.
R2 {ip net A} which targets C2
Here two approaches are possible; the first during low load would have the fol-
lowing filters sent to the MP:
F1 {tcp host A.a}→ M1
F2 {ip net A}→ C2
Here M1 is a multicast address that C1 and C2 listens to. If the load on the MP
approaches a high level then only one filter would be sent to the MP
F1 {ip net A}→ M1
In this case the C1 consumer would need to perform filtering in order to select
the TCP segments of host A.a. By default a consumer should always filter the
measurement data that it receives, ensuring that it passes a correct stream to
the analysis/storage entity.
4 Privacy & Security Issues
A MP will see all the traffic passing on a link that it is tapping, which can be
viewed as a intrusion of privacy. Furthermore, since the majority of the network
protocols used today were not designed with security in mind, user credentials
might pass on the link and be clearly visible to the MP. This can be an intrusion
of privacy and should require special care on behalf of the measurement system
and its users. If the data collected from the system is only intended for internal
9use, it might be enough that all users and the network-owner have agreed to
that their traffic can be monitored to allow for measurements. However, if the
data is to be shared with researchers in other organizations, the data should be
deprivatized. Deprivatization [7] can be done on various levels, from the removal
of parts in the application data to the removal of all network data. We believe
that the system should minimize the alternation of the captured data and leave
the anonymization to the consumers. If the MP would anonymize the data, e.g.
through scrambling of addresses [8], some consumers such as intrusion detection
systems or charging systems might not be able to operate anymore. However, if
the system does deprivatization by default, this should be done in the MPs. If
address scrambling is utilized, this causes problems when the user specifies the
measurement rules. If the unscrambled address was used, the user will obtain
scrambled addresses matching his requirement and then it is possible to reverse-
engineer the scrambling system. If the scrambled address was used, the user
would need to know how to create that scrambled address. Probably, the first
method should be chosen. In that case, the only person that is capable of reverse-
engineering the packet trace is the user requesting the trace, since he knows
both scrambled and unscrambled address. Now, if the packet trace is stolen, the
thief cannot match packets to individual hosts/users unless he has access to a
descrambler and the scrambling key.
Privacy issues will probably have to be addressed by specialized consumers.
For instance, we have two consumers, a intrusion detection system (IDS) and a
link utilization estimator (LUE). The IDS needs undistorted information. The
LUE could on the other hand use deprivatized data, but since the MP will not
send two copies of the same packet there is a problem. It is probable that a
network owner would like to have control of the information that leaves his net-
work, so it would be easier for the network owner to supply an export consumer
that deprivatizes the data according to his own policies, which might not meet
the particular desires of the user. For our own measurements, the agreement we
made with the system owner was the following: The MPs are only allowed to
capture headers, not user payload. Furthermore, the data leaving a consumer
may only be in statistical form, or deprivatized in such a manner that it is im-
possible to reverse-engineer the data to obtain information that allows you to
identify a particular individual.
From a security point of view, all components in the system should be pro-
tected from unauthorized access. The simplest way to do this is to have the sys-
tem operating on a separate network, with no connection to any other networks.
This would however be expensive and unpractical in measurements distributed
over a wide area. The solution to this it to utilize Super Measurement Areas
(SMAr), see Figure 8. SMAr’s are used to connect to MAr’s at different loca-
tions using existing infrastructure. A SMAr can be seen as a MAr at a higher
level, the MAr’s MP becomes SMArFilters (specialized consumers that attach
to the MArN), the MArs consumers are called SMArConsumers. Between the
SMArFilters and SMArConsumers TCP is used to provide reliable communica-
tion. The MPs and the MArN need to be protected from unauthorized access,
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both physical and logically. Physical protection of the MAr subsystems is the
first requirement in giving logical protection; the consumers and the MArC need











Fig. 8. Example of a SMAr.
5 Examples of Use
As of writing two MAr have been implemented and used. One is available online
via http://inga.its.bth.se/projects/dpmi and is mainly used in a controlled envi-
ronment. The second MAr consisted of two measurement points each monitoring
a gigabit link on a campus network. In both cases only one physical consumer
was used, but it was sufficient to handle up to eight logical consumers. Examples
of consumers are: estimation of traffic distribution (at link, network, transport
and application level); link utilization; packet inter arrival time; communication
identification; and bottleneck identification [9]. At the time of writing we are
preparing a third MAr to be deployed in an ISP network, where it will initially
be used for bottleneck identification. In Figure 9 we visualize the result from a
analyzer that identifies bottlenecks. It uses two consumers to estimate the link
bit rate over a given time intervall, these are then transferred to a database
which is accessed by the visualizer that estimates the bottleneck.
In Figure 10 the MArC (prototype) interface for adding a rule is shown. In
this implementation all tasks are done manually, the goal was to develop the MP
not the MArC. The following filtering options are availible, the MASK fields are
used to mask the packet value.
– CI: Physical interface identifier.
– VLAN TCI: VLAN number and priority.
– ETH TYPE: Ethernet type.
– ETH SRC/DST: Ethernet source/destination address.
– IP PROTO: IP payload type.
– IP SRC/DST: IP source/destination address.
11












Fig. 9. Example of a consumer: Visualization of a bottleneck through bitrate histogram
difference plots (c.f. [9]).
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– SRC/DST PORT: Transport protocol source/destination port numbers (if
applicable).
– DESTADDR: What Ethernet address should receive the measurement data?
– TYPE: Which type of transport should the MP use? Ethernet, UDP or TCP.
– CAPLEN: How much of each captured frame should we store?
FilterID is a number that specifies in which order the MP should check its filters,
starting with number zero. Index will indicate which fields that are used in the
rule specification. For instance if we wish to collect all packets caught on a specific
CI the index would be 512, and the CI field would hold a string identifying the
CI. If we would like to capture IP packets caught on a specific CI, index would
be 640, ETH TYPE=2048 and CI a string specifying the interface.
Fig. 10. User interface for adding rules.
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6 Ongoing and Future Work
Initial experiences with the system are encouraging, and development of con-
sumers is currently ongoing. The experience of the demo has indicated that the
MP’s software needs to be changed in such a manner that the MPs periodically
flush their measurement buffers, in order to prevent consumers from waiting
long times. We are considering a modification of the system so that the MArC
supplies the consumers automatically with the information that they need with
regards to filters and multicast addresses.
To handle the increased link speeds, new devices with better timestamping
accuracy are needed. Even if we can obtain this accuracy, a single device will
probably run into problems when measuring such a link. Hence another task
would be to investigate how to distribute the measurement task of a link onto
several MPs. Compression of frame data is also considered to be implemented,
this would could enable us to do full frame capturing without requiring a MArN
that is more powerful that the observed link. We also need to evaluate the
performance of a MArN.
The infrastructure is being considered as a part of the EuroNGI WP.JRA.4.3
[10] Measurement tool. This tool will support traffic generation, measurement,
analysis and visualization.
7 Conclusions
In this paper we have presented a distributed passive measurement infrastruc-
ture, which has separate components for packet capturing, control and analysis.
We discussed how the system deals with multiple users and their request for
data. Since the infrastructure is passive we addressed the security and privacy
issues associated with this. Furthermore, we gave examples of current usage and
future work.
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In this document, there is a lot of abbreviation. To know the signification of these, it 
must to go on: "appendices" and to see: "abbreviation". 
 
The network topology is quite similar to a standard EIB infrastructure. 
The following illustration shows a typical SimAP installation: 
 
 
Figure 1: SAoE network topology 
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To realize a design that can be downloaded in a FPGA of a SD so it can 
communicate with other SD. 
All devices are connected with Ethernet. 
The communication is based on SimAP. 
 
So the design must to receive Ethernet frames, to work with these frames respecting 
the protocol SimAP and be able to send Ethernet frames. 
 
2.1 Objectives 
The device can realise a simple Ethernet node without processor. The IOs are 
directly connected on the device. The used protocol is SimAP (Simple Automation 
Protocol). The design of the device must be composed be three parts: an Ethernet 




  To receive correctly the frames 
  To be synchronized with Rx clock 
  To store the frames 
  To calculate CRC 
  To check all errors on the frames 
 
 Transmitter 
  To be synchronized with Tx clock 
  To read the frames 
  To calculate CRC 
  To send correctly the frames 
 
 Controller 
  To read the received frames 
  To get the events 
  To identify the frames 
  To work with the registers or the memories 
  To create frames 
  To store the created frames 
 
 Application specific 
  To work with the outputs or the inputs 
  To work with the registers or the memories 
  To store the events 
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3 THE USED FRAME 
3.1 Globality 
The complete Ethernet frame that it is possible to see on the twisted pair Rx or Tx: 
SSD Preamble SFD 
Ethernet 
field 
Data PAD FCS Extension ESD IFG 
1 6 1 14 0 - 1500 46-0 4 ? 1 >11 
 
On SimAP project, the used frame to work with the SimAP protocol and the PHY 






Data PAD FCS 





3.2 Ethernet field 
Destination Address Source Address Type 
6 bytes 6 bytes 2 bytes 
 
The Ethernet field is composed of 3 parts: 
 - Destination Address : it’s the MAC address from recipient. 
 - Source Address  : it’s the MAC address from issuer. 
 - Type    : it's to know the contents of data. 
3.3 SimAP field 
 
PCF GID NPCI TPCI APCI 
1 byte 2 bytes 2 bytes 1 byte 4 bytes 
 
The SimAP field is composed of 5 major parts: 
 - PCF  : it’s to have information about the frame. 
 - GID  : it’s the group identifier. 
 - NPCI : it’s to have information about the data. 
 - TPCI  : it’s the transport protocol control information. 
 - APCI : it’s to know how to use the data. 
 
Notice: 
The parts: PCF, GID, NPCI, TPCI and APCI are composed by small parts that 
depend from addressing mode. 
(To know contents, see part: 13.2.1.1 parsing) 
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3.4 Others parts 
The others parts: 
 - SSD  : it's to indicate the start of stream of frame. 
 - Preamble : it's for physical medium stabilization and synchronization. 
 - SFD  : it’s the start frame delimiter. 
 - Data  : it’s data of the frame. 
 - PAD  : it’s used to complete the frame so as to have the min length. 
 - FCS  : it’s to check and to validate the frame sequence. 
 - Extension : it’s an extension for the frame. 
 - ESD  : it's to indicate the end of stream of frame. 
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Figure 2: Global functioning 
 
 
1: The PHY receives the stream of a frame from the twisted pair Rx. 
2: The PHY transmits a frame with some signals drivers to the receiver. 
The receiver stores a frame with her frame header in a RAM. 
3: The controller reads a stored frame. 
The controller parses a read frame. 
4: The controller stores data in registers or memories. 
The application reads data in registers or memories. 
The application stores events. 
The controller gets the next event. 
The application stores data in registers or memories. 
The controller reads data in registers or memories. 
5: The controller stores a created frame with her frame header in a RAM. 
6: The transmitter reads a frame. 
The transmitter sends a frame with some signals drivers to the PHY. 
7: The PHY transmits the stream of a frame on the twisted pair Tx. 
8: The application sets outputs. 










Application IN / OUT 4 8 
1 / 7 
2 3 
6 5 
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5 CONTENT OF DESIGN 
 
The following figure shows the SimAP architecture. Each block will be described in 


















Figure 3: SimAP architecture 
 
For this project, there are 3 important libraries: 
 - interface_Ethernet_lib (block: interface) 
 - controller_SimAP_lib (block: controller_SimAP) 
 - application_SimAP_lib (block: application_SimAP_example) 
 
In the library: interface_Ethernet_lib, there are all elements to make the reception of 
frames with the storage and to make the transmission of frames with the storage. 
 
In the library: controller_SimAP_lib, there are all elements to communicate respecting 
the protocol: SimAP and to store data in registers or memories. 
 
In the library: application_SimAP_lib, there are only the elements to make a little 
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sel reg block 
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6 INTERFACE ETHERNET 
6.1 Functionality 
The interface receives data from PHY Ethernet chip and saves them on a RAM. 
A structure is created to recognize what is saved (See part: 14.3 RAM structure). 
To read correct data, it’s necessary to set the signals: base address and address. 
 
A signal will be transmitted when the SFD (Start Frame Delimiter) is detected. 




And interface transmits data to PHY Ethernet chip. 
6.2 Content summary 
 
The following figure shows the interface architecture. Each block will be described in 
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6.3 Content description 
6.3.1 receiver 
6.3.1.1 Functionality 
The receiver receives data from PHY Ethernet chip. 
 
When the SFD (Start Frame Delimiter) is detected, a pulse is sent. 
(This signal isn’t synchronize.) 
 
He checks the received data to detect a CRC error or the transmission error signal. 
With signal: base address, it’s possible to check free memory. 
 
He writes data in RAM with a specific format (see part: 14.3 RAM structure). 
 
These data can be read by changing address. 
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6.3.1.3 Content description 
6.3.1.3.1 data to word 
6.3.1.3.1.1 Functionality 
He adapts the parallel bits number. 
 
6.3.1.3.1.2 Notice 
At this moment, it’s only possible to have at entry a parallel bits number smaller than 







He calculates CRC as long as calculate is high and enable is high. 
He compares CRC with residue as long as enable is low. 
 
6.3.1.3.2.2 Notice 
crc32 is created with crcgen.pl (Version: 2.0) 




Specifications of CRC 32 
constant input_width : positive :=  8; 












  Doc. Ref: MAC-RPT-000-HEV 
 MAC Project Issue/rev: 2/- 
  Date: October, 2007 




All information contained in this document is the property of the Hes-so. 









6.3.1.3.4 reset synch 
6.3.1.3.4.1 Functionality 




6.3.1.3.5 ram dp 
6.3.1.3.5.1 Functionality 
It’s a ram with dual port. 
A port works with rx clock and he is used for the writing. 
The other port works with system clock and he is used for the reading. 
6.3.1.3.5.2 Notice 




6.3.1.3.6 mux ram data 
6.3.1.3.6.1 Functionality 
He picks a data input to set the output. 
6.3.1.3.6.2 Notice 
In this case, he is used to make believe that the data read are that of an empty 
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6.3.1.3.7 receiver controller 
6.3.1.3.7.1 Functionality 
He guides and drives all signals to have the receiver functionality. 
(He is the receiver brain.) 



























To see content of all data type ( valid header, error header, frame data and init data ), 
open HDL designer and open receiver controller struct. 
 
 
6.3.1.3.7.3 Content description 
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He sends a pulse when the SFD (Start Frame Delimiter) is detected. 
(This pulse is asynchronous.) 
 
6.3.1.3.7.3.2 rc data register 
6.3.1.3.7.3.2.1 Functionality 
It’s a register to delay the data frame signals because in this case it’s necessary to 
have 16 bits to write data frame in RAM. 
 
6.3.1.3.7.3.3 rc address registers 
6.3.1.3.7.3.3.1 Functionality 
He is constituted 3 registers (for current address, begin address and end address) 
and process driven by rc heart to control the registers. 
 
This is used to check and to send the state of the RAM. 
 
6.3.1.3.7.3.4 rc errors registers 
6.3.1.3.7.3.4.1 Functionality 
He is used to store, to check and to send the state of current error and previous 
error. 
 
6.3.1.3.7.3.5 rc mux data to write 
6.3.1.3.7.3.5.1 Functionality 
He picks a data input to set the output. 
6.3.1.3.7.3.5.2 Notice 
In this case, he is used to select data type which will be written in RAM. 
 
6.3.1.3.7.3.6 rc heart 
6.3.1.3.7.3.6.1 Functionality 
He directs all rc (receiver controller) internal blocks to realize a sequence of work. 
(He is the receiver controller heart.) 
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The transmitter reads a frame in RAM with a specific format (see part: 14.3 RAM 
structure). 
 
He calculates the CRC. 
He sends the stream of a frame with all signals control to the PHY. 
 
When all data are sent, a pulse is created. 
(This signal: end of frame isn’t synchronized.) 
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6.3.2.3 Content description 
6.3.2.3.1 byte to nibble 
6.3.2.3.1.1 Functionality 
He adapts the parallel bits number. 
 
6.3.2.3.1.2 Notice 





He calculates CRC as long as calculate is high and enable is high. 
 
6.3.2.3.2.2 Notice 
crc32 is created with crcgen.pl (Version: 2.0) 




Specifications of CRC 32 
constant input_width : positive :=  8; 





He synchronizes data input to tx clock. 
 
 
6.3.2.3.4 reset synch 
6.3.2.3.4.1 Functionality 
He synchronizes reset input to tx clock. 
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6.3.2.3.5 ram dp 
6.3.2.3.5.1 Functionality 
It’s a ram with dual port. 
A port works with tx clock and he is used for the writing. 
The other port works with system clock and he is used for the reading. 
6.3.2.3.5.2 Notice 
The implementation is based on XST User Guide (xst.pdf) page 147. 
 
6.3.2.3.6 mux ram data 
6.3.2.3.6.1 Functionality 
He picks a data input to set the output. 
6.3.2.3.6.2 Notice 
In this case, he is used to make believe that the data read are that of an empty 
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6.3.2.3.7 transmitter controller 
6.3.2.3.7.1 Functionality 
He guides and drives all signals to have the transmitter functionality. 
(He is the transmitter brain.) 























Figure 8: Transmitter controller architecture 
 
6.3.2.3.7.3 Content description 
6.3.2.3.7.3.1 tc address registers 
6.3.2.3.7.3.1.1 Functionality 
He is constituted 3 registers (for current address, begin address and end address) 
and process driven by tc heart to control the registers. 
 
This is used to check and to read the state of the RAM. 
word to 
data 




end of frame 
data 
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6.3.2.3.7.3.2 tc IFG counter 
6.3.2.3.7.3.2.1 Functionality 
He is used to wait a minimum time before to send the next frame. 
 
6.3.2.3.7.3.3 word to data 
6.3.2.3.7.3.3.1 Functionality 
He adapts the parallel bits number. 
 
6.3.2.3.7.3.4 tc heart 
6.3.2.3.7.3.4.1 Functionality 
He directs all tc (transmitter controller) internal blocks to realize a sequence of work. 
(He is the transmitter controller heart.) 
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7 CONTROLLER SIMAP 
7.1 Functionality 
There are 2 information sources: 
 - Rx RAM  (from Ethernet) 
 - event register (from inputs) 
 
And there are 2 storing places: 
 - Tx RAM  (for Ethernet) 
 - registers and memories (for outputs) 
 
With that, it is possible to have various functionalities: 
 - an event leads a broadcasted frame on Ethernet. 
 - a frame with physical addressing can be write or read anything in registers or 
   memories and returns a response on Ethernet. 
 - a frame with group addressing can be write or read anything in registers (not 
   in memories) and returns a response on Ethernet. 
 
So the controller reads the frames in the Rx RAM. 
He gets the events. 
He parses the frames using the structure (See part: 14.3 RAM structure). 
He reads or writes in registers or memories. 
He stores the created frames in the Tx RAM. 
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7.2 Content summary 
 
The following figure shows the controller SimAP architecture. Each block will be 
























Figure 9: Controller SimAP architecture 
 
Notice: 






start of frame 


















rx base address 
         rx address 
rx data 
tx base address 
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7.3 Content description 
7.3.1 controller 
7.3.1.1 Functionality 
The controller guides and drives all signals to have the controller SimAP functionality. 
(It’s the brain of controller SimAP.) 










init all RAMs 
frames 
1: Rx RAM not empty 
& Tx RAM not full 
2 : new event 
& Tx RAM not full 
3: others 
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7.3.2 reader address registers 
7.3.2.1 Functionality 
He is constituted 3 registers (for current address, begin address and end address) 
and process driven by controller to control the registers. 
 




This block compares data combined with a mask to a value. 
 
7.3.4 work register 
7.3.4.1 Functionality 
The work register stores data. 
 
7.3.5 selector register 
7.3.5.1 Functionality 
The selector register selects a memory so as to work with. 
 
7.3.6 blocks: mux and demux 
7.3.6.1 Functionality 
They are used to direct the data flow. 
 
7.3.7 application address registers 
7.3.7.1 Functionality 
He is constituted 3 registers (for current address, begin address and end address) 
and process driven by controller to control the registers. 
 
This is used to write or to read memory block. 
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7.3.8 group config addressing 
7.3.8.1 Functionality 
He adapts the address to read the correct part of config RAM. 
 
7.3.9 group config memory 
7.3.9.1 Functionality 
It’s a ram with dual port. 
Where is stored the GID and the EIB flags. 
 
7.3.9.2 Notice 
The implementation is based on XST User Guide (xst.pdf) page 147. 
 
7.3.10 writer address registers 
7.3.10.1 Functionality 
He is constituted 3 registers (for current address, begin address and end address) 
and process driven by controller to control the registers. 
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The block: "application SimAP example" has been created so as to have a functional 
demo. 
 
8.2 Content summary 
 
The following figure shows the application SimAP example architecture. Each block 
























Figure 11: Application SimAP example architecture 
 
Notice: 
It’s only an example of something that runs. 




All memories or registers : 
 - ROM registers, 
 - params registers, 
 - program memory, 
 - groupe value registers, 
 -group description registers. 



















sel reg block 
event nb 
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8.3 Content description 
8.3.1 blocks: mux and demux 
8.3.1.1 Functionality 
They are used to direct the data flow. 
 
8.3.2 blocks: ROM registers, params registers, program memory, groupe 
value registers, groupe description registers  
8.3.2.1 Functionality 
It is necessary that they are readable or writable as a RAM from controller interface. 
And from application, it is possible to read or to write as a RAM or as a register. 
 
8.3.3 application test 
8.3.3.1 Functionality 
The application test is an example to use the registers with IOs. 
 
8.3.4 event register 
8.3.4.1 Functionality 
It is an example to store and to send events. 
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9 TEST BENCH 
9.1 receiver_tb 
9.1.1 Info on the test 
A table is used to describe the test of receiver. 
Table contents: 
 
addr (hex) content (hex)total time run time
RAM
what occurs  
Regularly, a little sentence summarizes the part of test and why it’s tested. 
And some time, there is a graph of waves. 
9.1.2 Test sequence 
To start, the test of reader is locked to address: 0 hex and to base_address : 0 hex. 
 
9.1.2.1 Part: Reset sequence 
The test begins with a reset. 
It’s to check signals and state of RAM. 
0 to 1999  => don't know XXX XXXX
2000 ns  => begin of reset XXX XXXX
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9.1.2.2 Part: Detail of a valid frame without error 
The writing of a valid frame. 
It’s to check if all data of frame is written in RAM. 
7540 5324 ns => begin of frame NC NC
640 ns => SFD (Start Frame Delimiter) NC NC
196 ns => write first byte of the frame 001 FFFF
160 ns => write next byte of the frame 002 FFFF
160 ns => write next byte of the frame 003 FFFF
… to 01E ADF
13176 4480 ns => write first byte of CRC 01F E625
160 ns => write second byte of CRC 020 C4C7
160 ns => write empty header 021 0000
13576 80 ns => write frame header 000 8021  
 
Rem: 
NC   : Not Change 
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9.1.2.3 Part: CRC error and multiple Rx errors. 
The writing of an invalid frame (CRC error). 
It’s to check if after the writing of frame, he places correctly the new empty header 
and correctly writes the error header. 
6480 ns => write empty header 022 0000
20136 80 ns => write error header: CRC error 021 1001  
 
An Rx error during the writing of a valid frame. 
It’s to check the detection of Rx error and the validation of previous error header. 
5480 ns => write empty header 023 0000
80 ns => validation of the previous error header 021 9001
25736 40 ns => write error header: Rx error 022 2001  
 
An Rx error during the writing of a valid frame. 
It’s to check the detection of a same error, the counter of error and if the error header 
is correctly places. 
6360 ns => write empty header 023 0000
32216 120 ns => write error header: second Rx error 022 2002  
 
An Rx error during the writing of a valid frame. 
It’s to check a second time. 
6400 ns => write empty header 023 0000
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9.1.2.4 Part: Fill the RAM and test the limit of free RAM. 
A complete frame is written in RAM to easily see where the pointer of writing is in 
RAM. 
 
The writing of a valid frame. 
It’s to check if all data of frame is written in RAM and previous error header are 
correctly validated. 
7240 ns => write empty header 044 0000
120 ns => validation of the previous error header 022 A003
46136 40 ns => write frame header 023 8021  
 
At this moment, the test of reader stays locked but the address becomes 47 hex and 
the base_address becomes 47 hex in order to fill quickly the buffer and to see if 
anything is write at base_address. 
 
The writing of a valid frame. 
It’s to check detection of full buffer and if the security of 1 RAM line is sufficient. 
1480 ns => write empty header 045 0000
47696 80 ns => write error header: buffer is full (first time) 044 4001  
 
The writing of a valid frame. 
It’s to check a second time the security of 1 RAM line. 
6240 ns => write empty header 045 0000
54056 120 ns => write error header: buffer is full (second time) 044 4002  
 
The writing of a valid frame. 
It’s to check a second time the security of 1 RAM line. 
6400 ns => write empty header 045 0000
60576 120 ns => write error header: buffer is full (third time) 044 4003  
 
The writing of a valid frame. 
It’s to only to increment error counter. 
6360 ns => write empty header 045 0000
67056 120 ns => write error header: buffer is full (fourth time) 044 4004  
 
The writing of a valid frame with an Rx error. 
It’s to check the priority when the buffer is full. 
5640 ns => write empty header 045 0000
72816 120 ns => write error header: buffer is full (fifth time) 044 4005  
 
The writing of a valid frame. 
It’s to check if this error is considered as another error. 
7120 ns => write empty header 045 0000
80056 120 ns => write error header: buffer is full (sixth time) 044 4006  
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The writing of a valid frame. 
It’s to only to increment error counter. 
6400 ns => write empty header 045 0000
86576 120 ns => write error header: buffer is full (seventh time) 044 4007  
 
The writing of a valid frame with an Rx error. 
It’s to check a second time the priority when the buffer is full. 
5600 ns => write empty header 045 0000
92296 120 ns => write error header: buffer is full (eighth time) 044 4008  
 
The writing of a valid frame with an Rx error. 
It’s to check when Rx error is sent 2 times. 
6400 ns => write empty header 045 0000
98816 120 ns => write error header: buffer is full (ninth time) 044 4009  
 
The writing of a valid frame. 
It’s to only to increment error counter. 
7120 ns => write empty header 045 0000
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9.1.2.5 Part: Fill the RAM and test the limit of free RAM. 
This part is different of the previous part because it starts with Rx error and not buffer 
is full. 
At this moment, the test of reader stays locked but the address becomes 49 hex and 
the base_address becomes 49 hex in order to fill quickly the buffer and to see if 
anything is write at base_address. 
 
 
The writing of a valid frame with an Rx error. 
5640 ns => write empty header 046 0000
80 ns => validation of the previous error header 044 C00A
111816 40 ns => write error header: Rx error 045 2001  
 
The writing of a valid frame with an Rx error. 
7080 ns => write empty header 046 0000
119016 120 ns => write error header: second Rx error 045 2002  
 
The writing of a valid frame. 
It’s to check detection of full buffer and if the security of 1 RAM line is sufficient. 
6320 ns => write first word of frame 046 0000
240 ns => write empty header 047 0000
80 ns => validation of the previous error header 045 A002
125696 40 ns => write error header: buffer is full (first time) 046 4001  
 
The writing of a valid frame. 
6200 ns => write empty header 047 0000
132016 120 ns => write error header: buffer is full (second time) 046 4002  
 
The writing of a valid frame with an Rx error. 
It’s to check the priority when the buffer is full. 
5680 ns => write empty header 047 0000
137816 120 ns => write error header: buffer is full (third time) 046 4003  
 
The writing of a valid frame. 
7080 ns => write empty header 047 0000
145016 120 ns => write error header: buffer is full (fourth time) 046 4004  
 
The writing of a valid frame with an Rx error. 
It’s to check the priority when the buffer is full. 
5680 ns => write empty header 047 0000
150816 120 ns => write error header: buffer is full (fifth time) 046 4005  
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9.1.2.6 Part: Test if reader can move correctly. 
At this moment, the test of reader becomes unlocked and starts checking of data to 
place correctly the base_address at the next reading point. 
And, the base_address and the address become 0 hex. 
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In a first time, only frames of mode: group addressing are sent. 
(It’s not necessary to have frames of type: physical addressing to test receiver. When 
the block: interface Ethernet is connected to the block: controller SimAP, it’s 
necessary to have all possible frames.) 
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I would not describe this part because I haven’t correctly made this part. 
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9.3.1 Little description of MAC_plus_tester_fas.vhd 
A small index                : from line 1 to line 20 
Definition of all signals  : from line 27 to line 160 
 
Clocks signals               : from line 168 to line 187 
Reset process               : from line 191 to line 208 
Process to create and to send an Ethernet frame: from line 218 to line 452 
 
Test sequence               : from line 456 to line 2363 
 
9.3.2 Test sequence 
The test sequence is composite by 7 parts: 
     - Send only writing frames                      => line: 467 
     - Send only reading frames                     => line: 608 
     - Send only event                                    => line: 701 
     - Send all frames with not SimAP frame => line: 770 
     - Send with transmission error                => line: 900 
     - Transmission loss                                 => line: 1069 
     - Others                                                   => line: 1947 
 
9.3.2.1 Part: Send only writing frames 
No event for this part (no buttons). 
Reset and wait end of reset before send anything. 
 
Sent frames: 
     - configure the device 
     - write dimming 
     - write led0 switching on 
     - write led0 switching off 
     - write led0 switching on 
     - write led0 switching on 
     - write led1 switching on 
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9.3.2.2 Part: Send only reading frames 
No event for this part (no buttons). 
No reset because this part uses the previous information. 
 
Sent frames: 
     - read the configuration of the device 
     - read dimming 
     - read led0 switching 
     - read led1 switching 
 
9.3.2.3 Part: Send only event 
See the design of application_test because, it’s special.  
 
No reset because this part uses the configuration of the device. 
 
Buttons pressed: 
     - all in same time => 1 frame is transmitted 
     - all 1 by 1 => 3 frames are transmitted (two buttons have the same event 
number) 
     - button 0 a long time => 1 frame is transmitted 
     - button 2 => see effect of full Tx RAM 
 
9.3.2.4 Part: Send all frames with not SimAP frame 
Init buttons positions (all to low). 
Reset and not wait end of reset before send anything. 
 
Sent frames and buttons pressed: 
     - a frame with false SFD (Start Frame Delimiter) 
     - button 0 
     - configure the device with false SFD and with false destination address 
     - other Ethernet Type 
     - other address type 
     - button 2 
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9.3.2.5 Part: Send with transmission error 
No event for this part (no buttons). 
Reset and not wait end of reset before send anything. 
 
Sent frames: 
     - configure the device 
     - write dimming 
     - read dimming 
     - write led0 switching on with wrong CRC 
     - write led0 switching on with rx error 
     - write led0 switching on with rx error 
     - write led0 switching on 
     - read led0 switching 
     - read led0 switching with rx error 
     - read led0 switching with a biggest size 
 
9.3.2.6 Part: Transmission loss 
Init buttons positions (all to low). 
Reset and wait end of reset before send anything. 
 
In a first time a lot of frames are sent with a lot of events. 
In a second time a lot of frames are sent. 
 
In two times, it’s possible to change the length of the frame, the number of the frames 
and (only for the first time) the number of times that the button 2 stays at high. 
 
9.3.2.7 Part: Others 
Init buttons positions (all to low). 
Reset and wait end of reset before send anything. 
 
Sent frames: 
     - configure the device with an offset 
     - write anything in RAM of uP with offset 
     - send a fluid situation (from line 2056 to line 2193) 
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10 TEST OF DEMO 
10.1 Equipment 
From Planet: www.planet.com.tw 
A Ethernet switch PoE: FSD-804P 
A PoE splitter 5V: POE-151S-5V 
 
Software: Ethereal or WireShark (To parse all frames) 
 
From school 
2 boards: FPGA-EBS 
2 boards: HEB_ETHERNET_PHY 
2 boards: HEB_LCD_I2C 
(It’s 2 devices. When the design is loaded in FPGA, it’s 2 SDs). 
 
With software, frames are created and sent. 
 
10.2 Notice 
This test is made with a switch because it must work with mode: full duplex (no CRS 
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11 IMPROVEMENTS TO MAKE 
11.1 receiver 
     - to standardize the streaming (nibble -> byte -> word) so that this be more easy 
       to use the GBits Ethernet. 
     - to add a system to know the number of valid byte at the last line of structure in 
       Rx RAM (and that must be correct with generic RAM). 
     - to update to work with the mode: “half-duplex” => with HUB (CRS, COL, …) 
     - to manage the signals: PRIO and ACK 
     - to not store the part: CRC in Rx RAM 
     - to add generic value so to know the limits of the used Ethernet frame and to add 
       the checking of these limits. 
     -  
 
11.2 transmitter 
     - to standardize the streaming (nibble -> byte -> word) so that this be more easy 
       to use the GBits Ethernet. 
     - to add a system to know the number of valid byte at the last line of structure in 
       Rx RAM (and that must be correct with generic RAM). 
     - to update to work with the mode: “half-duplex” => with HUB 
            => to check CRS before to send a frame. 
            => to send JAM when a collision is detected. 
            => to wait the timing who be calculate with the rule: “Binary exponential 
                 Backoff” before to resend a frame. 
            => to update RTRY when a frame is resent. 
            => … 
     - to manage the signals: PRIO and ACK 
     - to add generic value so to know the limits of the used Ethernet frame and to add 
       the checking of these limits. 
     - to manage error header to use the signal: “Tx error”. 
     - (to add the PAD when the frame is smaller as the min Ethernet frame 
            => I think:”This is not his job.”.) 
     -  
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     - to use the MAC address stored in the parameters registers block. 
       (Currently, the MAC address is wrote in design.) 
     - to add a system to know the number of valid byte at the last line of structure in 
       Rx RAM (and that must be correct with generic RAM). 
     - to manage PRIO and ACK (and the management to resend a previous frame). 
     - to define if a device can have more one resister with the same GID. 
       (Currently, only the first found GID is used.) 
     - to define the constants in lib to remove the values in design. 
            => code more readable. 
     - to check part to enable or disable (communication, read, write, transmit, update). 
     - to update the block to easily modify generics. 
     - to parse and to use a frame in physical addressing mode with EIB mode. 
     - to check all possible data in all field of an frame. 
     -  
 
11.4 memories 
To make a discussion about all memories because I haven’t correctly understood the 
documentation: SimAP. 
     - to choose which memories are in the block: “controller_SimAP “ or which are in  
       the block: “application_SimAP_example”. 
     - to define were are the information to define a GID (EIS, ECMD, PRIO, ACK, …). 
     - to add a memory block to enable or to disable (communication, read, write, 
       transmit, update). 
     - to define how use the program memory block. 
     - to develop a system to work with offset and various sizes of RAM. 
     - to update memories types => initializable RAM => EEPROM 
     - to define the result on memories block after a reset 
       (to restore the default value => MAC address, … ). 
     -  
 
11.5 application 
     - to add all registers to test all possible data define in SimAP. 
     - to modify the block: “application_test” to use all possible data. 
     -  
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     - to add at the receiver test bench all possible Ethernet frames. 
     - to make a new transmitter test bench. 
     - to make test for the reception and the transmission of a string. 
     - to make test for the reception and the transmission of a register > 8 bits. 
     -  
 
11.7 others 
     - to create a generic to enable or disable the debug mode. 
     - to update the doc: SimAP (before make that, see part: 11.4 memories). 
     - (to add an auto reset for all RAM to be sure to do not stay with a full RAM.)  
     -  
 
11.8 misc 
The small frames are favoured by the checker of free space in RAM.  
 
A GID has only a data type. 
 






  Doc. Ref: MAC-RPT-000-HEV 
 MAC Project Issue/rev: 2/- 
  Date: October, 2007 




All information contained in this document is the property of the Hes-so. 
Its contents cannot be reproduced or divulged without the school's approval. 
 
 
12 WHY THESE CHOICES ? 
The device doesn’t work in mode: “half duplex”. 
 
The big problem is when the transmitter sends a frame and receives the signal of a 
collision. 
He must to send JAM (This is 32 bits send for all devices can detect the collision.). 
He must to calculate the waiting time before to resend the frame (To calculate this 
waiting time, it is necessary to use the rule: “Binary exponential Backoff”.). 
 
So the interface works in mode: “full duplex” to simplify the management. 
In this case, the signals: CRS and COL aren’t used. 
 
To have a simple management, this interface doesn’t work with neither the priority of 
a frame and nor acknowledge. 
 
12.1 INTERFACE ETHERNET 
Currently, the interface only works correctly with frames that have an even number of 
bytes.  
(Because at the beginning, I haven’t created the header with an indication of the 
number of the valid bytes at the last line of the frame in the RAM.) 
 
12.1.1 receiver 
The receiver doesn’t check the length of received frame because I’m not sure that is 
only used with an Ethernet frame without extension. 
 
12.1.1.1 crc32 
The Ethernet frame length is 64 to 1'518 bytes. 
And because that, if one takes 16 bits to 16 bits (or more), it is necessary to have 
signals to indicate how many bits are valid. 
 
So to have the signals minimum, the data length of the block: crc32 is 8 bits. 
 
This is why, the block: data_to_word was created. 
(He assembles two received nibbles (4 bits) to have a word of 8 bits). 
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12.1.1.2 RAM dp 
 
There is a RAM dp for 2 reasons. 
 
The first, as soon as the data are stored, it's possible to take the received data any 
time, in any order and many times. 
 
The second, it is of more easily being able to coordinate the data between the 
Ethernet interface and the SimAP controller. The RAM makes it possible to 
synchronize the two clocks (rx_clock and sys_clock) and there is not many signals to 
drive communication, only a specific structure (see part: 14.3 RAM structure). 
 
Because the maximum length of an Ethernet frame is 1’518 bytes (12’144 bits) and 
the RAM width is 16 bits (choice to have a sufficient gap in order to write the header 
data), the maximum space taken in RAM is 759 lines. 
With the valid header and the empty header, there is 761 occupied lines. 
 
So it’s necessary to have 10 bits to write the length of a frame and 10 bits, it’s too the 
minimum number of RAM address (with 10 bits, there is 1’024 lines in RAM). 
 
In this case, the data length is 16 bits and the address length is 10 bits. 
 
This is why, the block: rc_data_register was created. 
(He delays a word of 8 bits so that it is assembled with current word of 8 bits to have 
a data of 16 bits). 
 
As it’s not possible (I haven’t found) to init a RAM dual port for a FPGA: Spartan II, 
the block: mux_ram_data was created. 
(He makes it possible to mislead the reader so that it reads an empty header during 
the RAM initialization.) 
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12.1.1.3 receiver controller 
 
To not have a too complicated schema, all blocks to drive the receiver are in receiver 
controller. 
 
The block: rc_heart coordinates all others blocks in the block: receiver. So to not 
have memory elements in the heart of the receiver, the blocks: rc_data_registers, 
rc_address_registers and rc_errors_registers were created. 
 
The block: rc_heart has only time: interframe gap to build the RAM structure. 
Because it's the min time during which the data stream is stopped. 
 
Notice: interframe gap (from wikipedia) 
Ethernet devices must allow a minimum idle period between transmission of Ethernet 
frames known as the interframe gap (IFG) or interpacket gap (IPG). It provides a brief 
recovery time between frames to allow devices to prepare for reception of the next 
frame. The minimum interframe gap is 96 bit times (the time it takes to transmit 96 
bits of raw data on the medium), which is 9.6 μs for 10 Mbit/s Ethernet, 960 ns for 
100 Mbit/s (fast) Ethernet, and 96 ns for 1 Gbit/s (gigabit) Ethernet. 
 
In this specific case, the block: interface_Ethernet is connected with the LXT972A 
that is an IEEE compliant Fast Ethernet PHY Transceiver. 
He transmits nibble by nibble (4 bits by 4 bits) each clock blow. And because the 
minimum interframe gap is 96 bits, it’s possible to build the RAM structure of the 
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The transmitter is similar to the receiver (The main difference is the direction of data 
stream).  
 
The transmitter doesn’t create the padding of transmitted frame because I’m not sure 
that is only used with an Ethernet frame without extension. 
 
12.1.2.1 transmitter controller 
 
To not have a too complicated schema, all blocks to drive the transmitter are in 
transmitter controller. 
 
The block: tc_heart coordinates all others blocks in the block: transmitter. So to not 
have memory elements in the heart of the transmitter, the block: 
tc_address_registers was created. 
 
The block: tc_IFG_counter is used to create the interframe gap timing. 
 
In this specific case, the block: interface_Ethernet is connected with the LXT972A 
that is an IEEE compliant Fast Ethernet PHY Transceiver. 
The transmitter sends nibble by nibble (4 bits by 4 bits) each clock blow. And he 
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12.2 CONTROLLER SIMAP 
The controller SimAP is connected with others parts as RAMs. 
 
To not have a too complicated schema, all blocks to drive the controller SimAP are in 
controller. 
 
The block: controller coordinates all others blocks in the block: controller SimAP. So 
to not have memory elements in the controller of the controller SimAP, the blocks: 
reader_address_registers, writer_address_registers, application_address_registers, 
selector_registers checker and work_register were created. 
 
For the first version, the config memory is included in the block: controller_SimAP 
because this memory isn’t used in the block: application_SimAP_example. 
But he doesn’t used a part of config memory 
 
12.2.1 controller 
For the first version: 
     - the controller works only with the MAC address which is implemented in design. 
     - he works without constants. 
     - he checks only the minimum part of SimAP field to use or not the frame. 
       (Look below, the part: 13.2.1.1parsing.) 
     - he doesn’t work with a physical addressing frame when the EIB mode is 
       selected. 
       (Because, I don’t know how use this frame.) 
     - he doesn’t resend a frame even if she wasn’t sent. 
     - he doesn’t work with the part of config to enable or to disable (communication, 
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1) Read the line header in the Rx RAM. 




2) Wait on the flag: “header valid” 




3) Check error name 
     a) if the frame hasn’t an error then 
to continue the parsing. 
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0







     b) if the frame has an error then to 
go to the next line to read the next 
header 
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
1 - -
next header
error frame number with this error
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4) Check Ether Type 
     a) if the frame is a SAoE frame then 
to continue the parsing. 
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
1 0 0 0 - -
Destination MAC Address (part 1)
Destination MAC Address (part 0)
Source MAC Address (part 2)
frame length +1
Destination MAC Address (part 2)
Source MAC Address (part 1)








     b) if the frame is not a SAoE frame 
then to go to the next header 
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0




Destination MAC Address (part 2)
Destination MAC Address (part 1)
Destination MAC Address (part 0)
Source MAC Address (part 2)
Source MAC Address (part 1)
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   Contents of SAoE field. 
PCF GID (part 1)
APCI (part 0)
GID (part 0) NPCI (part 1)




5) Check addressing mode in part PCF 
AM - - - - R
GID (part 0) NPCI (part 1)






If AM = 0 then the frame is in physical addressing mode 
else (AM = 1)  the frame is in group addressing mode. 
 
 




12.2.1.1.1 physical addressing mode 
6) Check destination address 
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
1 0 0 0 - -











Source Address (part 2)
Source Address (part 1)
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7) Check protocol mode 















     a) if PM = 1 then 8) check TPCI. 












     b) if PM = 0 then to go to the next 
header 
0 - - - - R
0 0 - - - -
- - - -
- - - - - - - - - - - - - - - -









     a) if TPCI = 0x00 then to get size. 






ACK size (part 1)
size (part 0) 0x00
PRIO
     b) if TPCI != 0x00 then to go to the 
next header 
0 - - - - R
0 1
PRIO GID (part 1)








9) Check the selected register and get the offset of registers. 
0 - - - - R
0 1
PRIO GID (part 1)
GID (part 0) ACK size (part 1)
size (part 0) 0x00
RBSEL RBOFF
RBOP RBSIZE  
 
10) Check the selected operation and get the size of data. 
0 - - - - R
0 1
PRIO GID (part 1)
GID (part 0) ACK size (part 1)
size (part 0) 0x00
RBSEL RBOFF
RBOP RBSIZE  
 
End of parsing 
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12.2.1.1.2 group addressing mode 
6) Check broadcast. 
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
1 0 0 0 - -
1 - - - - R
1 - - - - - - -
- - - -
- - - - - - - - - - - - - - - -
- - - - - - - - - - - -ECMD
Source Address (part 1)












7) Get GID 
1 - - - - R
1 - - - - - - -
- - - -
- - - - - - - - - - - - - - - -







8) Search GID in config memory 
     if GID is in the config memory then to continue the parsing. 
     else (GID isn’t in config memory) to go to the next header. 
 
9) Check EIS and TPCI 
1 - - - - R
1 - - - - - - -
- - - -
- - - - - - - - - - - - - - - -








     a) if EIS and TPCI are correct then 
check ECMD. 
1 - - - - R
1 - - - - - - -
- - - -
- - - - - - - - - - - - - - - -





     b) if EIS and TPCI aren’t correct 
then to go to the next header 
1 - - - - R
1 - - - - - - -
- - - -
- - - - - - - - - - - - - - - -






End of parsing 
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The application_SimAP_example receives and transmits data as a RAM with her 
selector. 
He sends an event when the signal: “get_next_event” is high.  
 
This part is not too complicate because it’s only a basic example to make test and to 
have a small demo. 
 
12.3.1 mux and demux 
They are here so that the controller_SimAP see only a RAM with her selector. 
 
12.3.2 blocks: ROM registers, params registers, program memory, 
groupe value registers, groupe description registers 
For this part, I have chosen blocks with registers or a RAM to display a part of 
memories that be can used. 
 
Each of these blocks has only a writer (the controller_SimAP or the application_test). 
 
12.3.3 application_test 
This block has a simple connectivity between registers and IOs. 
He assigns an event number at a state of an input. 
 
12.3.4 event_registers 
The tail is used to store the event until be called. 
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APCI Application Protocol Control Information 
CRC Cyclic Redundancy Check 
ESD End of Stream Delimiter 
ET Ethertype 
FCS Frame Check Sequence 
GID Groupe ID 
ID IDentifier 
IFG Inter-frame gap 
IP Internet Protocol 
MAC Medium Access Control 
MII Media Independent Interface 
NPCI Network Protocol Control Information 
PAD  
PCF Packet Control Field 
PHY PHYsical layer entity sublayer 
SAoE Simple Automation over Ethernet 
SAoIP Simple Automation over IP 
SD SAoE Device 
SFD Start-of-Frame Delimiter 
SimAP Simple Automation Protocol 
SNB SAoE/SAoIP Network Bridge 
SPDA Shared Physical Destination Address 
SPSA Shared Physical Source Address 
SSD Start-of-Stream Delimiter 
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13.2 Files and folders for the project 
 
The folder where all information about this project must be store: 
I:\Institut\Projets\MAC 
 
The folder to find information about the board with PHY (Intel chip: LXT972A): 
P:\PCB\Produit\Logical\FPGA-EBS-ETH 
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13.3 RAM structure 
To read data in RAM, there are specific headers. 
 
A header indicates when he is valid, when there’s an error and where are the 
beginning and the end. 
 
There are 3 headers: 
§ empty header 
§ frame header 
§ error header 
 
13.3.1 Structure 








If it’s a frame valid: 
1. frame header 
2. frame data 
3. empty header 
 
By adding the length from frame 
header to address of frame header, 
one obtains address of empty header. 
If an error is occurred: 
1. error header 
2. empty header 
 
 
To have address of empty header, it is 




13.3.2.1 Empty header 
15 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
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13.3.2.2 Error header 
15 14 12 9 0
HV 0 0error name error number
 
 
HV: Header Valid 
 
Error name: 
§ “000” : nothing 
§ “001” : CRC error 
§ “010” : Rx error 
§ “100” : buffer is full 
 
13.3.2.3 Frame header 
15 9 0
HV 0 0 0 0 0 length
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13.4 Abreviations tirée du 802.3 
 
10P label to indicate “pertains to 10PASS-TS port-type” 
10P/2B label to indicate “pertains to 10PASS-TS and 2BASE-TL port-types” 
2B label to indicate “pertains to 2BASE-TL port-type” 
2-PAM two level pulse amplitude modulation 
8802-3 ISO/IEC 8802-3 (IEEE Std 802.3) 
8802-5 ISO/IEC 8802-5 (IEEE Std 802.5) 
AIS Alarm Indication Signal 
ANSI American National Standards Institute 
ASIC application-specific integrated circuit 
ASN.1 abstract syntax notation one as defined in ISO/IEC 8824: 1990 
AUI attachment unit interface 
BER bit error ratio 
BERT Bit Error Ratio Tester 
BIP Bit Interleaved Parity 
BPSK binary phase shift keying 
BR bit rate 
BT bit time 
CAT3 Category 3 balanced cable 
CAT4 Category 4 balanced cable 
CAT5 Category 5 balanced cable 
CD0 clocked data zero 
CD1 clocked data one 
CDR clock and data recovery 
CID Consecutive Identical Digit 
CJPAT continuous jitter test pattern 
CMIP common management information protocol as defined in ISO/IEC 9596-1: 
1991 
CMIS common management information service as defined in ISO/IEC 9595: 1991 
CMOS complimentary metal oxide semiconductor 
CO central office 
CPE customer premises equipment 
CPR coupled power ratio 
CRC cyclic redundancy check 
CRPAT continuous random test pattern 
CRV code rule violation 
CS0 control signal zero 
CS1 control signal one 
CVH clocked violation high 
CVL clocked violation low 
CW continuous wave 
DA destination address 
DCD duty cycle distortion 
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DDJ data dependent jitter 
DFE decision feedback equalizer 
DJ deterministic jitter 
DMT discrete multi-tone 
DSL digital subscriber line 
DTE data terminal equipment 
EFM Ethernet in the first mile 
EIA Electronic Industries Association 
ELFEXT equal-level far-end crosstalk 
EMI Electromagnetic Interference 
EPD End_of_Packet delimiter 
ERDI Enhanced Remote Defect Indication 
FC-PH Fibre Channel—Physical and Signaling Interface 
FDDI fibre distributed data interface 
FEC forward error correction 
FEXT far-end crosstalk 
FIFO first in, first out 
FLP fast link pulse 
FOIRL fiber optic inter-repeater link 
FOMAU fiber optic medium attachment unit 
FOMDI fiber optic medium dependent interface 
FOPMA fiber optic physical medium attachment 
FOTP fiber optic test procedure 
FSW frame synchronization word 
GMII Gigabit Media Independent Interface 
HH header hub 
IB indicator bits 
IEC International Electrotechnical Commission 
IH intermediate hub 
IPG inter-packet gap 
IRL inter-repeater link 
ISI penalty intersymbol interference penalty 
ISO International Organization for Standardization 
LACP Link Aggregation Control Protocol 
LACPDU Link Aggregation Control Protocol Data Unit 
LAG Link Aggregation Group 
LAG ID Link Aggregation Group Identifier 
LAN local area network 
LCD Loss Of Code-Group Delineation 
LLC logical link control 
LLID logical link identifier 
LOF Loss Of Framing 
LOP Loss Of Pointer 
LOS Loss Of Signal 
LSDV link segment delay value 
LT line termination 
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LVDS Low-Voltage Differential Signals 
MAN Metropolitan Area Network 
MAU medium attachment unit 
MC message code 
MDELFEXT multiple-disturber equal-level far-end crosstalk 
MDFEXT multiple-disturber far-end crosstalk 
MDI medium dependent interface 
MDIO management data input/output 
MDNEXT multiple-disturber near-end crosstalk 
MIB management information base 
MMD MDIO Manageable Device 
MMF multimode fiber 
MP message page 
MPCP multipoint control protocol 
MPS Maintain Power Signature 
Mux Multiplexer 
NEXT Near-end Crosstalk 
NLP normal link pulse 
NPA next page algorithm 
NRZI non return to zero and invert on ones 
NT network termination 
NTT Need To Transmit 
OAM operations, administration, and maintenance 
OAMPDU operations, administration, and maintenance protocol 
ODN optical distribution network 
OFL overfilled launch 
OFSTP optical fiber system test procedure 
OH overhead 
OIF Optical Internetworking Forum 
OLT optical line terminal 
OMA Optical Modulation Amplitude 
ONU optical network unit 
ORLT optical return loss tolerance 
P2MP point to multipoint 
P2P point to point 
P2PE point-to-point emulation 
PAF PME aggregation function 
PAM pulse amplitude modulation 
PCB printed circuit board 
PCS physical coding sublayer 
PD Powered Device 
PDU Protocol Data Unit 
PDV path delay value 
PI Power Interface 
PICS protocol implementation conformance statement 
PIPO parallel in parallel out 
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PISO parallel in serial out 
pk-pk peak-to-peak 
PLL phase locked loop 
PLM Path Label Mismatch 
PLS physical signaling sublayer 
PMA physical medium attachment 
PMD physical medium dependent 
PME physical medium entity 
PMI physical medium independent 
PMS-TC physical media specific - transmission convergence 
ppd peak-to-peak differential 
PRBS pseudo random bit sequence 
PSD power spectral density 
PSE Power Sourcing Equipment 
PVV path variability value 
RD running disparity 
REI Remote Error Indication 
RFI radio frequency interference 
RIN relative intensity noise 
RJ random jitter 
ROFL radial overfilled launch 
RS reconciliation sublayer 
SA source address 
SDH Synchronous Digital Hierarchy 
SDV segment delay value 
SEF Severely Errored Frame 
SELV Safety Extra Low Voltage 
SERDES serializer and deserializer circuit 
SES Severely Errored Second 
SHDSL single-pair high-speed digital subscriber line 
SIPO serial in parallel out 
SMF single-mode fiber 
SMSR side mode suppression ratio 
SNR signal-to-noise ratio 
SONET Synchronous Optical Network 
SPD Start_of_Packet delimiter 
SPE Synchronous Payload Envelope 
SR symbol rate 
ST symbol time 
STA station management entity 
STP shielded twisted pair (copper) 
STS Synchronous Transport Signal 
SVV segment variability value 
TBI Ten-Bit Interface 
TC transmission convergence 
TCM trellis coded modulation 
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TDR time domain reflectometer 
TIA Telecommunications Industry Association 
TLV Type/Length/Value 
TPS-TC transport protocol specific transmission convergence sublayer 
TSS Test Signal Structure 
UCT unconditional transition 
UI unit interval 
UP unformatted page 
UPBO upstream power backoff 
UTP unshielded twisted pair 
VC Virtual Container 
VDSL very high speed digital subscriber line 
VLAN Virtual Bridged Local Area Network (see IEEE P802.1Q) 
VTU VDSL transceiver unit 
VTU-O VTU at the central office end 
VTU-R VTU at the remote end 
WAN Wide Area Network 
WCMB worst-case modal bandwidth 
WIS WAN Interface Sublayer 
WWDM wide wavelength division multiplexing 
XAUI 10 Gigabit Attachment Unit Interface 
xDSL generic term covering the family of all DSL technologies 
XGMII 10 Gigabit Media Independent Interface 
XGXS XGMII Extender Sublayer 
XS Extender Sublayer 
XSBI 10 Gigabit Sixteen-Bit Interface 
 
 












Appendix 8: Time and frequency synchronization 
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1. Introduction  
 
 
 Clock synchronization is a well-known problem in distributed 
systems. All algorithms are more or less sensitive to the drift of the 
network’s internal clock. There are different types of 
synchronizations: it can be absolute, relative, global (through the 
entire network) or local, depending on its needs. Certain solutions 
just use information provided by a close environment. In our 
project, we will use a GPS solution. 
 
 
 Work stations, and even office automation are more and more 
networked. The synchronization problem on devices like these is 
important. Indeed, when you create a file on a station, it is 
physically created on a server at the server’s date and not the 
station’s one. Thus, if both are not synchronized, we can have files 




 To solve this problem, we have to synchronize every single 
device on a universal time basic: UTC (coordinated universal 
time), and receive data via a GPS. 
 
 
 Many applications require synchronization between the 
elements of a network. For instance account to account flow of 
money between banks must be synchronized to insure security. 
There is also synchronized data exchange between several 
manufactures of the same brand located on different places which 
could be useful to save money. 
 
 
 In the following part you will find all the explanation on the 
devise we used to build our solution and a presentation of the 











 1.1 Global Positioning System (GPS) 
 
 
 To measure time, it is necessary to have a scale of time, an 
origin on this scale, and an interval of time which will be used as 
unit. Any series of reproducible events can be used as scale of 
time. Astronomy provides us several of them:  rotation of the earth 
on itself or around the sun. 
 
  
 Once the scale defined, we need to check specific properties 
allowing us to scientific work: 
 
 
- Universality, this scale of time must be used and understood by a 
lot of people. 
 
- Reliability, it is necessary that this scale cannot be stopped, and to 
create holes in the measurement of time. 
 
- Precision, the reading must be as precise as possible. 
 
- Uniformity, the measurement value shouldn’t depend on the time 
or the place it has been done. 
 
 
 If we take as oscillator the rotation of the earth on itself, we can 
see that this rotation is not uniform over a few days. That’s the 
reason why we have to find another solution, more reliable. 
 
  
 Since 1955 with the appearance of the atomic clocks we 
noticed a drift of the seconds defined thanks to natural clocks. 
Today, we use artificial oscillators, more precise than quartz clocks 
crystal controlled and the atomic clocks. Those are used more as 




 There are two interesting ways to achieve this synchronization. 
We are able to design the solution through the internet. On the 
basis that we cannot synchronize computers with a great accuracy, 
utilization of a more precise clock via the internet is required. The 
drift is too important when using high-speed networks. 
 





 On the other hand, a Global Positioning System (GPS) 
approach is more suitable in terms of price and accuracy. 
  
  
 Each satellite is equipped of an atomic clock with a precision 
of 1 picosecond (1*10^-12 s). Then we can transport the precision 
of the satellite towards the receiver by synchronization signal: the 
satellite and the receiver generate signals having the same form. 
The receiver compares its signal with that received from the 
satellite and appreciates the shift between the two coded signals. 
This operation makes it possible to be sure to measure the time in 
the same way to the ends and, being sure of the signal course 




 The atomic clocks on the satellites are set to "GPS time", 
which is the number of seconds since 00:00:00 UTC, January 6, 
1980. In 2006, GPS time is 14 seconds ahead of UTC, because it 
does not follow leap seconds. Receivers thus apply a clock-
correction offset (which is periodically transmitted along with the 
other data) in order to display UTC correctly, and optionally adjust 
for a local time zone.  
 
 
In order to get the time needed later in the device we had to use 
The Acutime™ 2000 GPS smart antenna designed by Trimble 
Company.  
 
This antenna is designed for long-term reliability and features 
Trimble's latest GPS technology. It generates a pulse-per-second 
(PPS) output synchronized to UTC within 50 nanoseconds, 
outputting a timing packet for each pulse. 
 
It is the ideal solution for precise timing and synchronization of 
data networks and provides a cost-effective and independent 









1.2 Field of Programmable Gate Arrays 
 
 A field-programmable gate array or FPGA is a semiconductor 
device containing programmable logic components and 
programmable interconnects. The programmable logic components 
can be programmed to duplicate the functionality of basic logic 
gates (such as AND, OR, XOR, NOT) or more complex 
combinatorial functions such as decoders or simple math functions. 
In most FPGAs, these programmable logic components (or logic 
blocks) also include memory elements, which may be simple flip-
flops or more complete blocks of memories. 
 
 
 A hierarchy of programmable interconnects allows the logic 
blocks of an FPGA to be interconnected as needed by the system 
designer, somewhat like a one-chip programmable breadboard. 
These logic blocks and interconnects can be programmed after the 
manufacturing process by the customer/designer (hence the term 
"field-programmable") so that the FPGA can perform whatever 
logical function is needed. 
 
 
 FPGAs are generally slower than their application-specific 
integrated circuit (ASIC). However, they have several advantages 
such as a shorter time to market, ability to re-program in the field 
to fix bugs, and lower non-recurring engineering costs.  
 
 
 To define the behavior of the FPGA you need a hardware 
description language (HDL) or a schematic design. Common 




 Applications of FPGAs include DSP, software-defined radio, 
aerospace and defense systems, ASIC prototyping, medical 
imaging, computer vision, speech recognition, cryptography, 
bioinformatics, and a growing range of other areas. FPGAs 
originally began as competitors to CPLDs and competed in a 




 As their size, capabilities and speed increased they began to 
take over larger and larger functions to the state where they are 





now marketed as competitors for full systems on chips. They now 
find applications in any area or algorithm that can make use of the 
massive parallelism offered by their architecture. 
 
 
 There are 4 principal categories of architecture (see figure 1). 











































1.3 Other Components  
 
 
     1.3.1) RS-422 
 
 
RS-422, is a serial data communication protocol which 
specifies 4 wire, full-duplex, differential line, multi-drop 
communications. It provides for balanced data transmission with 
unidirectional/non-reversible, terminated or non-terminated 
transmission lines. RS-422 does not allow multiple drivers but only 
multiple receivers. You can see on the figure 3 below the RS-422 








Several key advantages offered by this standard include the 
differential receiver defined in RS-423, a differential driver and 
data rates as high as 10 Mega baud. 
 
The mechanical connections for this interface are mostly 
specified by DB-25 connector, however devices exist which have 4 
screw-posts to implement transmit and receive pair only. The 
maximum cable length is 1200 m. Maximum data rates are 10 
Mbaud/s at 12 m or 100 kbit/s at 1200 m. RS-422 cannot 
implement a truly multi-point communications network, although 
only one driver can be connected to up to ten receivers. A common 
use of EIA-422 is for RS-232 extenders. 
 
 






    1.3.2) RJ45 
 
 
RJ45 (Registered Jack 45) is a physical interface often used for 
terminating twisted pair type cables. It has eight "pins" per 
connector. 
 
   1.3.3) Edge connector 
 
An edge connector is the portion of a printed circuit boards 
consisting of traces leading to the edge of the board that are 
intended to plug into an edge connector socket as you can see on 
figure 4 below. 
An edge connector socket, often popularly referenced simply as 
a "slot", is any type of female electrical connector for use with 
printed circuit boards having matching edge connectors. They 
consist of a plastic "box" open on one side, with pins on one or 
both side(s) of the longer edges, sprung to push into the middle of 
the open center. 
The edge connector is a money-saving device because it only 
requires a single female connector, and they also tend to be fairly 
robust. For a time they were used in the vast majority of connectors 
found in computers, but modern computers have demanded many 
more pins than can easily be accommodated on the edge of a 
reasonable size board, and today more traditional male/female 
connectors are more common. 
 
Fig. 4: Edge connector 





    1.3.4) DB-25 Connector 
 
The DB-25 connector (named for its "B"-size "D"-shaped shell 
and 25 pins) is practically ubiquitous in the electronics industry.  
The DB-25 connector is used for a variety of purposes.  Two 
common applications are the parallel printer interface on the IBM 
PC and the RS-232 connections.  
Figure 5 is a good set of figures for DB-25 male and female 




























1.4 VHDL  
 
 
VHDL or VHSIC Hardware Description Language is 
commonly used as a design-entry language for field-programmable 
gate arrays (FPGA) and application-specific integrated circuits in 
electronic design automation of digital circuits. 
Hardware description language 
 
In electronics, a hardware description language or HDL is any 
language from a class of computer languages for formal 
description of electronic circuits. It can describe the circuit's 
operation, its design, and tests to verify its operation by means of 
simulation. 
 
An HDL is a standard text-based expression of the temporal 
behavior and circuit structure of an electronic system. In contrast to 
a software programming language, an HDL's syntax and semantics 
include explicit notations for expressing time and concurrency 
which is the primary attributes of hardware. Languages whose only 
characteristic is to express circuit connectivity between hierarchies 
of blocks are properly classified as net list languages. 
 
HDLs are used to write executable specifications of some piece 
of hardware. A simulation program, designed to implement the 
underlying semantics of the language statements, coupled with 
simulating the progress of time, provides the hardware designer 
with the ability to model a piece of hardware before it is created 
physically. It is this executability that gives the illusion of HDLs 
being a programming language. Simulators capable of supporting 
discrete event (digital), and continuous time (analog) modeling 









1.5 UART  
 
 
A UART or Universal Asynchronous Receiver-Transmitter is a 
piece of computer hardware that translates between parallel bits of 
data and serial bits. A UART is usually an integrated circuit used 
for serial communications over a computer or peripheral device 
serial port. UARTs are now built into some microcontrollers 
 
Basics 
Bits have to be moved from one place to another using wires or 
some other medium. Over many miles, the expense of the wires 
becomes large. To reduce the expense of long communication links 
carrying several bits in parallel, data bits are sent sequentially, one 
after another, using a UART to convert the transmitted bits 
between sequential and parallel form at each end of the link. Each 
UART contains a shift register which is the fundamental method of 
conversion between serial and parallel forms. 
By convention, teletype-style UARTs send a "start" bit, five to 
eight data bits, least-significant-bit first, an optional "parity" bit, 
and then a "stop" bit. The start bit is the opposite polarity of the 
data-line's normal state. The stop-bit is the data-line's normal state, 
and provides a space before the next character can start.  
A stretched "stop" bit also helps resynchronization. The parity 
bit can either make the number of bits odd, or even, or it can be 
omitted. Odd parity is more reliable because it assures that there 
will always be a data transition, and this permits many UARTs to 
resynchronize. 
Speeds for UARTs are in bits per second (bit/s or bps), 
although often incorrectly called the baud rate. Standard 
mechanical teletype rates are 45.5, 110, and 150 bit/s. Computers 
have used from 110 to 230,400 bit/s. Standard speeds are 110, 300, 
1200, 2400, 4800, 9600, 19,200, 28,800, 38,400, 57,600, and 
115,200 bit/s. Concerning our project we will use 9600 bps speed. 
The UART usually does not directly generate or receive the 
voltage levels that are put onto the wires interconnecting different 
equipment. An interface standard is used, which defines voltage 
levels and other characteristics of the interconnection. Examples of 
interface standards are EIA, RS 232, RS 422 and RS 485. 
Depending on the limits of the communication channel to which 





the UART is ultimately connected, communication may be "full 
duplex" (both send and receive at the same time) or "half duplex" 
(devices take turns transmitting and receiving). Beside traditional 
wires, the UART is used for communication over other serial 
channels such as an optical fiber, infrared, wireless Bluetooth in its 
Serial Port Profile (SPP) and the DC-LIN for power line 
communication 
 
Today, UART is commonly used with RS232 for embedded 
systems communications. It is useful to communicate between 
microcontrollers and also with PCs. Many chips provide UART 
functionality in silicon, and low cost chips exist to convert uart to 




































 The most important point in our solution was the clock’s 
accuracy and reliability. The solution had to synchronize the 
different units towards a single input source: GPS receptions. All 
devices had to use the same time format, that’s the reason why we 
chose to use UTC. Indeed, this format is easy to manage and 
compatible with different hardware configurations. 
 
 In order to make easier future upgrades, our solution had to be 
scalable. That’s the reason why we managed to design boards as 
small as possible. Each unit, also called tier, also had to run 
without any other source than the Master’s. An adapted solution 
was also required to face to different setups. 
   
 Each unit should run on a single power source except the 
master which uses two sources. Each unit should be able to detect 
erroneous timing signals in order to prevent spreading of incorrect 
information. 
 
 The GPS acquisition was done by the Trimble Acutime 2000 kit 
[4], based on a multi-channel receiver which needs to be outside at 
the beginning to see if the GPS was working and to configure the 
Port A. The accuracy of the system depends on the satellites’ 
accessibility: we can’t of course receive signals from every 
satellite. In the best case the system accuracy should be around 50 
ns. 
  
 For each tier, the utilization of an FPGA  is required as you can 
see on figure 6 below. We used three Spartan 3 FPGA kits [5], [6] 
operating at a frequency of 50 MHz based on Epson SG-8002JF 
crystal oscillator. Unfortunately and because of climatic conditions 
(temperature, humidity, etc…), these devices do not operate at 
exactly the same frequency. So we always had to check and 
measure their exact frequency. By using the GPS reference of 1 
pulse per second, we just had to increment a counter at each FPGA 
clock’s pulsation. After 1 PPS we noted the number of pulsation 
which gives us the exact Fog’s frequency (f = 1/T). By default we 
should have 50×106 oscillations. 







Fig.6: System’s overview 
 
 
2.1 Functional description 
 
 The solution suggested by Henrik Forsberg in his thesis 
consists of a hierarchical approach centralized by the first tier 
where the time source is. The tiers are named: 
 
· 1st tier: Master. Receiving the PPS, which are the highest 
accurate reference signal used and the UTC from GPS. 
 
· 2nd tier: Slaves, dispatching the signals from the master to 
different clients.  
 
· 3rd tier: Clients (or measurement points). In our final 
design, we can have up to 6 Clients per Slave. 
 
 We receive signals from the GPS station on the first tier 
(Master) and then transmit it to the Slaves which can be servers of 
different networks, in the end leading us to the third and last tier, 
what we call Clients: workstations for instance. We can process 
without slave if the distance is shorter than 1200m or if only four 





clients are requested. In our application the client receive directly 






Fig.6.1: Functional description 
 
 As you can see on this figure, the Master communicates with 
the GPS Antenna. The Master sends data to configure the antenna 
(with Trimble Acutime in our case) and to enable the 
communication and receives all the data from it. With those data 
the Master obtains a Time and PPS. It will transmit that 
information to all the boards linked to it. For the Time we use two 
UARTs. The first to decode the data send by the antenna, then we 
choose the appropriate data we need, and finally the second UART 
allow to send those data to Clients or Slaves 
 The Master receives Delay request from Clients or Slaves. 
When it receives this request (a bit high), it can resend directly this 
bit or wait few seconds before to resend it if there is a delay due to 
the wire between the Antenna and it (this delay is a constant that 
we can define in our code). 
 
 When the Client receives the answer from the Master, it can 
calculate its delay (due to the wire) dividing the time between 
sending and receiving by two. It also receives Time and PPS from 
the Master. With an appropriate UART we decode the Time sends 
by the Master and adding the Delay we obtain the correct time. We 
can display this time on the FPGA or use it by a different way. 
 
 The Slave allows to connect more Clients and to increase the 
distance between Clients and Master. It receives Time and PPS 
that it transmits directly to the Clients linked to it. It also calculates 
the Delay between Master and it. When it receives the delay 
request from one its Clients, the Slave wait during the delay due to 
the wire between Master and it before resending the bit. 







2.2 Hardware design 
 
 
We designed three boards; the schematics are presented in 
appendix (from page A4 to A8) In Table 1 we list the equipment 
needed to build the boards.  In Figure 7, 8 and 9 we show an 










































































Fig. 7: Master board 






























































































































































































Fig. 9: Client board 
 
In order to reach the objectives we needed different software 
and tools. Find a list of below:  
 
- Proteus Software 
- PCB Express (freeware: http://www.expresspcb.com ) 






- Cutting pliers 
- Soldering station 
- Soldering pump 
- Multimeter 
- Electric cables of different colors 
 
Moreover we needed the components we described before. Thanks 
to documentations we founded [2],[3]we made a list of all the 
items -the number needed are specified in the table below. Plastic 
boards are also requested to solder components on it. You need a 
100mm*160mm for Master and Slave and a smaller 80 mm*60mm 
for the Client one. 
 
 Elfa Reference Master Slave Client Total 
DIN 25 FCC17B25PE-A50 2   2 
RJ45  FRJA-408 4 1 1 6 
RJ45 dual FRJA-408-02  3  3 
Socket 16 pins 0-0390261-4 5 5 1 11 





1 1  2 
Power supply 
GPS 
 1   1 
LED 204-10SURD 2 1 2 5 
Resistor 
100ohms 
RD18JN100TJ2 1 1 1 3 
RS422 quad 
transmitter 
DS26LS31CN 3 3  6 
RS422 quad 
receiver 
DS26LS32ACN 2 2 1 5 
RS422 single 
transmitter 
SN75176A 4 7 1 12 
RS422 single 
receiver 
SN7517A  3  3 
Table 1: Equipment used in board construction 
 





2.3 Software design 
 
Objectives of the software part: 
   
- All the clients have to be synchronized on time. 
- The slave have to calculate is own delay with the master. 
- The client have to calculate is own delay with the slave. 
- The GPS send the PPS. Master and slave have to transmit it. 
Master, slave and client must post it. 
- Calculate continuously the number of seconds since the 
creation of the UTC Time (6th January 1980) (32 bits) 
- Calculate fraction of second (64 bits). 
 
In order to build the VHDL programs for each tier, we needed to 
understand exactly how master, slave and client worked. Thus we 
have built module and schematics for each tier. Module helped 
them to understand the global operation, ways in and ways out for 
the PPS, time and delay when the schematics where useful to build 







The Master receives and treats the data of time and frequency. It 
is the starting point of our solution and the only source of time that 
must synchronize all the other devices thereafter.  
It receives the PPS, which is the highest accurate reference signal 





You can see this module on figure 10. Each circle represents a 
module of our program. Arrows are the inputs and outputs required 
by every module to work. Concerning the Master, we have got 5 
different modules: Clock, PPS handler, GPS configuration & 
control, Delay and Time handler. 
 
The module Clock is a 32 bits counter which counts each FPGA 
Pulse from the CLK and gives the counter value. This one 
represents the oscillation of the FPGA Clock. 
 
The PPS Handler needs the PPS GPS (the Pulse Per Second 
coming from the GPS Antenna) and the Clock counter (described 





above) to calculate the Frequency of the FPGA Clock. It also 
transmits the PPS with PPS OUT.  
 
The DELAY module allows the calculation of the delay time due 
to the wire between the master and the board linked to (Slave or 
Client). So it needs a signal DELAY BIT IN (the number indicate 
on which RJ45 the signal come from) coming from the Slave or 
Client.   
 
 
When the Master receives it, it sends another signal DELAY BIT 
OUT to the Slave or Client (calculating the time between the bit 
sent and the one received, it could know its delay). We also have a 
constant called OWN DELAY which can indicate the theoretical 
delay between the Master board and the GPS Antenna. 
 
Then we have the TIME HANDLER which transforms the GPS 
TIME (coming from the GPS Antenna) in a TIME OUT 
transmitted to the linked board. 
 
Finally we have the GPS Configuration & Control which permit 
the communication GPS – Computer thanks to the FPGA. 
 












To understand each module, we need to take a look inside and 
describe any single operation, what we called the schematics. 
 
On the Master’s Clock, see figure 11, you can see how works the 
32 bits counter. We have the Frequency (which is the oscillation of 
the FPGA Clock) and we count each pulse. Then we transmit this 






































Delay bit in 1 
Delay bit in 2 
Delay bit in 3 
Delay bit in 4 
Own delay 
Delay bit out 1 
Delay bit out 2 
Delay bit out 3 






RS232 Port B in 
RS232 Port A in 
RS422 Port A in 
RS422 Port B in 
RS232 Port B out 
RS232 Port A out 
RS422 Port B out 
 [0.1] 






Fig.11: Master’s clock 
 
 
For the PPS Handler, on figure 12, we need the Clock (32 bits 
value) and the PPS. With the software (piece of code you can see 
into the Master Program in the Appendix) we put the value of 
Clock into a LATCH for the first PPS goes high. For the second 
PPS we put the value into another latch. Then we do a subtraction 
with the two Latch to know the number of pulse during one second 


















The Time handler permits to transform the Time received by the 
GPS Antenna into a time easier to transmit. For that we use two 
UART as shown on figure 13. The Time coming from the GPS is a 
serial signal, so we need a UART Receiver to have a parallel 
message. Then we can transform the data and just keep the 
interesting part. When we got it, we transform the parallel message 
into a serial signal with the UART Transmitter and we have the 















Fig 13:  Master’s Time handler 
 
The Delay module is very easy to understand. When we receive a 
Bit coming from the board linked to the Master (called Delay PPS 
in) we wait during OWN DELAY (its value is 0 in theory) and 
resend it, see figure 14. 
 
 
Fig 14: Master’s Delay 
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The Slave is connected to the Master. We could have many 
slaves, but chose to focus on only one. Its accuracy must not 
depend on the distance from the Master. Finally it has to keep the 
time and frequency synchronization as precise as possible, and 
transmit it to the Clients. It acts as a relay between the Master and 
Clients and is very useful when working on long distances (more 




You can see this module on figure 15. It is the same kind of 
figure than the Master’s module. We have just 4 modules in this 
case. CLOCK is exactly the same than the master.  
PPS HANDLER does the same operation but doesn’t return the 
Frequency (in our Slave Program in the Appendix we calculate the 
Frequency so we can use it later, or just display it on a screen) 
TIME HANDLER just relay the TIME from the Master to the 
Client. 
Finally the DELAY is the only part really different from the 
Master. Delay bit in is the signal received from the client and 
Delay bit out is the signal sent to it (the number indicate which 
RJ45 we are using). Delay bit out M is the signal that the Slave 
sends to the Master and of course Delay bit in M is the signal 
received from it.   










Slave’s Clock and the Slave’s PPS Handler is exactly the same 
than the Master’s Clock and the Master’s PPS Handler. 
 
Slave’s Time Handler just relay the time received from the master 
and sends it to the client, see figure 16. 
 
Fig. 16:  Slave’s Time Handler 
 
 
The Delay works like on the Master but the Wait statement is not 
define by a constant (like OWN DELAY), see figure 17. Actually 
the Slave calculates his “OWN DELAY”.  For that every X second 











Signal [0. 1] 
Signal [0. 1] 
Counter Value 
Signal [0. 1] 
Signal [0. 1] 
PPS HANDLER 
PPS IN PPS OUT 
CLOCK CLK 
DELAY 
Delay bit in 1 
Delay bit in 2 
Delay bit in 3 
Delay bit in 4 
Delay bit in M Delay bit in M 
Delay bit out 1 
Delay bit out 2 
Delay bit out 3 
Delay bit out 4 
TIME HANDLER Time in Time out 
Serial Data 
Time in Time out 





Slave send a bit (Delay Bit Out M) with the BIT GENERATOR. 
When it send the bit we start the COUNTER 32 bits and we put its 
value into a Latch (Latch 32 bits) when we receive the bit from the 
Master (Delay Bit in M). Then we DIVIDE BY 2 to have to delay in 
the wire in one way. Here we have the delay needed to implement 
the WAIT. Like in the Master when we receive a bit from the Client 
(Delay BIT in) we wait during this delay before sending it back 












Clients are our measurement points. They are connected to the 
Slave or the Master and located at the last tier of our hierarchy. 
Their purpose is obviously to give us information on the overall 
system performance by measuring time and frequency. We tested 
our final design with only 2 clients. Of course we could have a 
better idea of the solution's performance by multiplying Clients, 
but we would also need more FPGAs, which are quite expensive. 
However, we can plug up to 6 Clients on the Slave, increasing by 











You can see this module on figure 18.  
 
CLOCK and PPS HANDLER are exactly the same than those in 
the Master. 
The DELAY module is quiet similar than the Slave one. We send 
a bit (Delay bit out) and when we receive the bit from the Slave or 
the Master (delay bit in) with the CLK and the Frequency 
(calculate into the PPS Handler) we can calculate the DELAY 
ESTIMATION. 
In the TIME HANDLER we receive the time coming from the 




Fig. 18: Client’s module 
Parallel Data Serial Data 
[0. 1] [0. 1] 
 [0. 1] 
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Frequency value 
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Delay bit in 
Delay bit out 
TIME HANDLER 
Time in System Time 
§ 32-bit: Number of 
second 
§ 64-bit: Fraction of 









Client’s Clock and the Client’s PPS Handler is exactly the same 
than the Master’s Clock and the Master’s PPS Handler. 
 
We receive the Time (Time in) into the TIME HANDLER, as you 
can see on figure 19. Then we use a UART receiver to transform the 
serial into a parallel message and we use a Time Builder to get the 
format we want. Finally we add Delay estimation to have the correct 
time. 
 




The DELAY, figure 20 below, is almost the same than the Slave 
one. We generate a bit and start (or reset) a Counter. When we 
receive the bit from the Master or the Slave we put the counter value 
into a Latch. We divide by two to have the delay in one way. At this 
moment we have the delay in number of pulse. We divide by the 























3.1 Hardware implementation 
 
The first job was to understand the way the RS 422 worked 
both in transmitter and receiver. Thus we made test on IDL-600 
Analog Lab device with RS 422 on test board linked with 
oscilloscope to see the evolution of the signal on the different pins.  
 
 
Once we had understood and validated the exact operation of 
that device we had to determine the number needed for each board 
before building the schematics. 
 
 
Then we have started drawing the schematics through Proteus 
software first. After a lot of modifications due to some 
improvements, a first set of boards was drawn. 
 
 
According to the schematics we have built the three first tiers 
and tested and validated it with the different FPGAs (Find the list 
of test in the software part – See chapter 3.4 page 31) Find the tiers 





Fig. 218: Master’s board 











Fig. 23: Client’s board 
 
We continuously improve the boards thus we succeed in 
reducing the number of entrance data in the FPGA which helped 
them to facilitate the programmation. 
 
Finally we have drawn the final boards through PCB software. 
It allowed the building of printed circuit boards instead of cable 
boards. (Find the schematics in appendix B from page A 4 to A 8). 
 
 





3.2 Software implementation 
 
 
The main aim was to build a VHDL program for each master, 
slave and client. In order to reach this goal, we made several 
programs, helped with books [7], [8], to improve our programming 
skills first and to help to build the final one for each tiers. 
 
 
Here is the list of all the programs we made before building the 
final one. 
 
- Xilinx tutorials to know how to use ISE 7.1 
  
In depth tutorial 
 Quick start tutorial 
 
- Connector polarity test 
 
- FPGA Communication 
  
LED utilization 
 Switch utilization 
 Expansion connector utilization for FPGA´s external 
communication 
 FPGA´s clock utilization 
 Time reception test 
 PPS reception test 
 FPGA´s serial port communication test (We used 
HyperTerminal software to observe the received signals) 
 Bit generation test 
 Frequency calculation test 
 UART test 
  
Once all those programs built, we started to program the final 
code for each master, slave and client. Thanks to the module and 
schematics drew before and the programming skills developed 
with the different previous programs we succeeded in 
programming the codes for each tiers. Find the three codes in 
appendix C (Comments are added in the different programs to 
explain the different parts) 
 
 





4. Results obtained 
 
 
We built one Master board, two Slaves - one featuring 4 RJ45 
and the other 6 RJ45 - and also two Clients and all of them are 
working properly. 
  
We also drawn all the schematics corresponding to those 
boards in cable configuration as well as in printed circuit 
configuration in case of a future industrialization 
 
We succeeded in calculate delays for each tier. To sum up we 
send a bit and start a counter simultaneously. When the upper level 
tier (Master for slave and slave for client) receive this bit, it sends 
it back to the transmitter tier. We stop the counter when we receive 
the bit back. The delay is the time needed to realize this operation. 
 
 
We also succeeded in transmitting and posting the PPS for each 
tier. 
 
We are able to send the Port A on the three different tiers but 
we didn’t treat the data received because UART doesn’t work. We 








If  we the decision to use mechanical UART is taken, the main 
work to do at this step of the project will be to look forward how to 
introduce UARTs on the boards in understanding properly  how it 






Create a UART receiver to receive the Port A on the Master 
and treat the data of the 0x8F-AB 
(http://www.diamondpoint.co.uk/manuals/gps/trimble/Acutime200
0.pdf, see page 181) to select only the useful data and send those 
ones to the client thanks to a UART transmitter.  






The client, helped with a third UART, will treat and post the 
message received. It will receive 96 bits of data (32 bits for the 
number of second and 64 bits for the fraction of second) 
 
 
For instance for the number of second, the master select the 8F-
AB packet and keep only the useful data such Time of week 
(TOW), Week number,UTC Offcet and UTC Time and send the 
selected data to the client which use the formulate below to 
calculate the number of second. 
 
 
Number of second = UTC Time + GPS Week number*number of 
second in a week + Time of Week + UTC Offset 
 
 










One interest of this project was to improve our skills in 
working in a team in an international environment. Indeed each 
member worked on a different part, thus forced us to work hand by 





We also improved our knowledge in project management after 
building a project plan at the beginning, we tried to follow it as 




We learned a lot in electrical engineering after carried out a 
project of five months in this specific department and more 




Unfortunately we didn’t succeed in finishing the whole project, 
even if we did a lot of work. We needed a bit more time to 
conclude the unit. We hope this will be done by our successors 
thanks to our work and this project will be useful for a possible 
industrialization to answer issues of synchronization for many 
applications. 
 
